# transphorm

# TP65H150G4LSG

# 650V SuperGaN<sup>®</sup> GaN FET in PQFN (source tab)

### Description

The TP65H150G4LSG 650V,  $150m\Omega$  Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


### **Related Literature**

- AN0003: Printed Circuit Board Layout and Probing
- <u>AN0007</u>: Recommendations for Vapor Phase Reflow
- <u>AN0009</u>: Recommended External Circuitry for GaN FETs
- <u>AN0012</u>: PQFN Tape and Reel Information

### **Product Series and Ordering Information**

Part Number	Package	Package Configuration
TP65H150G4LSG-TR*	8x8 PQFN	Source

\* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.



Cascode Schematic Symbol

**Cascode Device Structure** 

#### Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R<sub>DS(on)eff</sub> production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

#### **Benefits**

- Achieves increased efficiency in both hard- and softswitched circuits
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- · Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

#### Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting



Key Specifications			
650			
800			
180			
40			
8			

\* Dynamic R<sub>DS(on)</sub>; see Figures 18 and 19

### **Absolute Maximum Ratings** (T<sub>c</sub>=25 °C unless otherwise stated.)


Symbol	Parameter		Limit Value	Unit		
V <sub>DSS</sub>	Drain to source voltage (T <sub>J</sub> = -	55°C to 150°C)	650			
V <sub>DSS(TR)</sub>	Transient drain to source voltage <sup>a</sup>		800	V		
V <sub>GSS</sub>	Gate to source voltage		±20			
PD	Maximum power dissipation @	Maximum power dissipation @Tc=25°C		W		
1-	Continuous drain current @Tc	Continuous drain current @Tc=25°C b		Continuous drain current @Tc=25°C b		А
lo	Continuous drain current @Tc=100°C b		8.4	А		
I <sub>DM</sub>	Pulsed drain current (pulse w	Pulsed drain current (pulse width: 10µs)		А		
Tc	Operating temperature	Case	-55 to +150	°C		
ΤJ		Junction	-55 to +150	°C		
Ts	Storage temperature		-55 to +150	°C		
T <sub>SOLD</sub>	Reflow soldering temperature °		260	°C		

#### Notes:

a. In off-state, spike duty cycle D<0.01, spike duration <30 µs. Nonrepetitive.

b. For increased stability at high current operation, see Circuit Implementation on page 3

c. Reflow MSL3



Primary Switch Voltage Stress (264 VAC)


### **Thermal Resistance**


Symbol	Parameter	Typical	Unit
R <sub>0JC</sub>	Junction-to-case	2.4	°C/W
R <sub>OJA</sub>	Junction-to-ambient <sup>d</sup>	50	°C/W

Notes:

d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm<sup>2</sup> copper area and 70µm thickness)

### **Circuit Implementation**





Simplified Half-bridge Schematic

Simplified Single Ended Schematic

Recommended gate drive: (0V, 10V) with  $R_{G(tot)}$  = 70  $\Omega^a$ 

Recommended gate drive: (OV, 12V) with  $R_{G(ON)}$  = 100 to 300  $\Omega$   $R_{G(OFF)}$  = 0 to 15  $\Omega$ 

Gate Ferrite Bead (FB)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>b</sup>
240Ω @ 100MHz	4.7nF + 2.5Ω

Notes:

a. For bridge topologies only.  $R_G$  could be much smaller in single ended topologies.

b. RC<sub>DCL</sub> should be placed as close as possible to the drain pin.

# TP65H150G4LSG

### Electrical Parameters (T\_=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
V <sub>DSS(BL)</sub>	Maximum drain-source voltage	650	_	_	V	V <sub>GS</sub> =OV	
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V		
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-5.8	_	mV/°C	$V_{DS}=V_{GS}$ , $I_D=0.5mA$	
Prov. 1. 11	Drain-source on-resistance <sup>a</sup>	_	150	180	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =8.5A, T <sub>J</sub> =25°C	
$R_{DS(on)eff}$		_	307	_	11152	V <sub>GS</sub> =10V, I <sub>D</sub> =8.5A, T <sub>J</sub> =150°C	
I <sub>DSS</sub>	Drain-to-source leakage current	_	2.5	25	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	
IDSS		_	10	_	μΛ	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C	
	Gate-to-source forward leakage current	_	_	100		V <sub>GS</sub> =20V	
I <sub>GSS</sub>	Gate-to-source reverse leakage current	_	-	-100	nA	V <sub>GS</sub> =-20V	
CISS	Input capacitance	_	598	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	30	_	pF		
C <sub>RSS</sub>	Reverse transfer capacitance	_	1	_	1		
$C_{O(er)}$	Output capacitance, energy related b	_	43	_		V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V	
C <sub>O(tr)</sub>	Output capacitance, time related °	_	85	_	рF		
$Q_{G}$	Total gate charge	_	8	-		$V_{DS}$ =400V, $V_{GS}$ =0V to 10V, $I_{D}$ =8.5A	
Q <sub>GS</sub>	Gate-source charge	_	3.3	_	nC		
$Q_{GD}$	Gate-drain charge	_	2	_	1		
Qoss	Output charge	_	34	-	nC	$V_{GS}$ =0V, $V_{DS}$ =0V to 400V	
t <sub>D(on)</sub>	Turn-on delay	_	37.8	_		1	
t <sub>R</sub>	Rise time	_	5.2	_		$V_{DS}$ =400V, $V_{GS}$ =0V to 12V,	
t <sub>D(off)</sub>	Turn-off delay	_	48	_	ns	$I_D$ =10A, $R_G$ =70 $\Omega$ , $Z_{FB}$ =240 $\Omega$ at 100MHz ( See Figure 14)	
t⊧	Fall time	_	8	_	1		

Notes:

a.

Dynamic  $R_{DS(on)}$  value; see Figures 18 and 19 for conditions Equivalent capacitance to give same stored energy from OV to 400V b.

с. Equivalent capacitance to give same charging time from OV to 400V


# Electrical Parameters (T\_=25 °C unless otherwise stated)


Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
ls	Reverse current	-	_	8.3	A	V <sub>GS</sub> =0V, T <sub>C</sub> =100°C, ≤20% duty cycle	
V <sub>SD</sub>	Reverse voltage <sup>a</sup>	_	2.4	-	v	V <sub>GS</sub> =0V, I <sub>S</sub> =10A	
		-	1.6	-		V <sub>GS</sub> =0V, I <sub>S</sub> =5A	
t <sub>RR</sub>	Reverse recovery time	-	31	-	ns	I <sub>S</sub> =10A, V <sub>DD</sub> =400V, di/dt=1000A/ms	
Q <sub>RR</sub>	Reverse recovery charge	-	40	-	nC		


Notes:


a. Includes dynamic R<sub>DS(on)</sub> effect


### Typical Characteristics (Tc=25 °C unless otherwise stated)



















6

# Typical Characteristics (Tc=25 $^{\circ}$ C unless otherwise stated)







Figure 5. Typical Capacitance

V<sub>GS</sub>=0V, f=1MHz




















Figure 9. Power Dissipation

Figure 10. Current Derating Pulse width  $\leq 10\mu s$ ,  $V_{GS} \geq 10V$ 









Typical Characteristics (Tc=25 °C unless otherwise stated)





Figure 13. Safe Operating Area Tc=25°C

## **Test Circuits and Waveforms**



**Figure 14. Switching Time Test Circuit** (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic R<sub>DS(on)eff</sub> Test Circuit




Figure 15. Switching Time Waveform





Figure 17. Diode Recovery Waveform





### **Design Considerations**

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


#### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

### **GaN Design Resources**

The complete technical library of GaN design tools can be found at transphormusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations



# TP65H150G4LSG

Mechanical

# TP65H150G4LSG

## **Revision History**

Version	Date	Change(s)
0	2/20/2021	Preliminary Datasheet
0.1	3/2/2021	Preliminary Datasheet. Added Safe Transient Region on Page2
0.2	6/2/2021	Preliminary Datasheet complete
0.3	12/15/2021	Updated POD
1.0	12/24/2021	Released