

900V Cascode GaN FET in TO-247 (source tab)

Description

The TP90H050WS, 900V, 50mΩ gallium nitride (GaN) FETs is a normally-off device, combining a low voltage silicon MOSFET with industry-leading threshold voltage for increased robustness and noise immunity, and the market's most reliable depletion mode GaN FET.

Transphorm GaN offers better efficiency over silicon, through lower gate charge, lower cross-over losses, and smaller reverse recovery charge.




Related Literature

- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration
TP90H050WS	3 Lead TO-247	Common Source

TP90H050WS
TO-247
(top view)



Features

- JEDEC-qualified GaN technology
- Robust design, defined by
 - Lifetime intrinsic testing
 - Wide gate safety margin
 - Lower Q_{rr} over silicon
- Reduced crossover loss
- Compatible with commonly-used gate drivers
- RoHS compliant and Halogen-free packaging

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs—
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched topologies
- Easy to drive

Applications

- Renewable energy
- Industrial
- Telecom and datacom
- Servo motors

Key Specifications

V_{DS} (V) min	900
V_{TDS} (V) max	1000
$R_{DS(on)}$ (mΩ) max*	60
Q_{rr} (nC) typ	150
Q_g (nC) typ	16

* Dynamic $R_{(on)}$

TP90H050WS (Preliminary)

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Limit Value	Unit
$I_{D25^\circ\text{C}}$	Continuous drain current @ $T_C=25^\circ\text{C}$ ^a	34	A
$I_{D100^\circ\text{C}}$	Continuous drain current @ $T_C=100^\circ\text{C}$ ^a	22	A
I_{DM}	Pulsed drain current (pulse width: 10 μs)	150	A
V_{DSS}	Drain to source voltage	900	V
V_{TDS}	Transient drain to source voltage ^b	1000	V
V_{GSS}	Gate to source voltage	± 20	V
$P_{D25^\circ\text{C}}$	Maximum power dissipation	119	W
T_C	Operating temperature	Case	-55 to +150
T_J		Junction	-55 to +150
T_S	Storage temperature	-55 to +150	$^\circ\text{C}$
T_{CSOLD}	Soldering peak temperature ^c	260	$^\circ\text{C}$


Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	1.05	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient	40	$^\circ\text{C}/\text{W}$

Notes:

- For high current operation, see application note AN0009
- In off-state, spike duty cycle $D < 0.01$, spike duration $< 1\mu\text{s}$
- For 10 sec., 1.6mm from the case

Circuit Configuration^a



a. Recommended gate drive: (8V to 12V, 0V), $R_G = 10\Omega$

Sustained oscillation can occur in switching applications using high speed GaN devices, but must be prevented for safe operation. By inserting a ferrite bead and/or an RC snubber with the recommended values below, Transphorm GaN FETs can operate in a hard-switching bridge up to their full-rated current even with a less-than-ideal PCB layout. See application note [AN0009: Recommended External Circuitry](#) for more information.

Ferrite Beads and Recommended RC Snubbers

Devices	Gate Ferrite Bead (FB1)	Drain Ferrite Bead (FB2)	RC Snubber Network
TP65H050WS	External FB (40 - 60 Ω) optional	8.5A (BLM21SN300SN1D) x 3 12A (BLM31SN500SZ1L) x 2	47pF/100pF + 7.5 Ω

TP90H050WS (Preliminary)

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
V _{DSS-MAX}	Maximum drain-source voltage	900	—	—	V	V _{GS} =0V
V _{GS(th)}	Gate threshold voltage ^d	3.4	3.9	4.4	V	V _{DS} =V _{GS} , I _D =0.7mA
R _{DS(on)}	Drain-source on-resistance ^a	—	50	63	mΩ	V _{GS} =10V, I _D =24A, T _J =25 °C
	Drain-source on-resistance ^a	—	105	—		V _{GS} =10V, I _D =24A, T _J =150 °C
I _{DSS}	Drain-to-source leakage current	—	4	40	μA	V _{DS} =650V, V _{GS} =0V, T _J =25 °C
	Drain-to-source leakage current	—	15	—		V _{DS} =650V, V _{GS} =0V, T _J =150 °C
I _{GSS}	Gate-to-source forward leakage current	—	—	100	nA	V _{GS} =20V
	Gate-to-source reverse leakage current	—	—	-100		V _{GS} =-20V
C _{ISS}	Input capacitance	—	960	—	pF	V _{GS} =0V, V _{DS} =600V, f=1MHz
C _{OSS}	Output capacitance	—	115	—		
C _{RSS}	Reverse transfer capacitance	—	—	—		
C _{O(er)}	Output capacitance, energy related ^b	—	—	—	pF	V _{GS} =0V, V _{DS} =0V to 600V
C _{O(tr)}	Output capacitance, time related ^c	—	233	—		
Q _g	Total gate charge	—	28	40	nC	V _{DS} =600V, V _{GS} =0V to 10V, I _D =24A
Q _{gs}	Gate-source charge	—	10	—		
Q _{gd}	Gate-drain charge	—	6	—		
t _{d(on)}	Turn-on delay	—	—	—	ns	V _{DS} =600V, V _{GS} =0V to 10V, I _D =24A, R _G =10Ω
t _r	Rise time	—	—	—		
T _{d(off)}	Turn-off delay	—	—	—		
t _f	Fall time	—	—	—		
Reverse Device Characteristics						
I _S	Reverse current	—	—	22	A	V _{GS} =0V, T _C =100 °C ≤50% Duty Cycle
V _{SD}	Reverse voltage ^a	—	2.2	2.6	V	V _{GS} =0V, I _S =24A, T _J =25 °C
		—	1.6	1.9		V _{GS} =0V, I _S =12A, T _J =25 °C
t _{rr}	Reverse recovery time	—	30	—	ns	I _S =24A, V _{DD} =400V, di/dt=1000A/μs, T _J =25 °C
Q _{rr}	Reverse recovery charge	—	150	—	nC	

Notes:

- Dynamic value
- Equivalent capacitance to give same stored energy from 0V to 400V
- Equivalent capacitance to give same charging time from 0V to 400V
- Recommended gate drive: (8V to 12V, 0V) R_G = 10Ω

TP90H050WS (Preliminary)

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit
*See app note AN0009 for methods to ensure clean switching




Figure 14. Switching Time Waveform




Figure 15. Test Circuit for Diode Characteristics




Figure 16. Diode Recovery Waveform




Figure 17. Test Circuit for Dynamic $R_{DS(on)}$





Figure 18. Dynamic $R_{DS(on)}$ Waveform

TP90H050WS (Preliminary)

Mechanical

3 Lead TO-247 Package



TP90H050WS (Preliminary)

Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003 : Printed Circuit Board Layout and Probing	

Application Notes

- [AN0002](#): Characteristics of Transphorm GaN Power Switches
- [AN0003](#): Printed Circuit Board Layout and Probing
- [AN0004](#): Designing Hard-switched Bridges with GaN
- [AN0008](#): Drain Voltage and Avalanche Ratings for GaN FETs
- [AN0009](#): Recommended External Circuitry for GaN FETs

TP90H050WS (Preliminary)

Revision History

Version	Date	Change(s)