

DESCRIPTION

The MP6909 is a low-drop diode emulator IC that, when combined with an external switch, replaces Schottky diodes in high-efficiency flyback converters. The MP6909 regulates the forward drop of an external synchronous rectifier (SR) MOSFET to about 40mV, which switches off once the voltage becomes negative.

The MP6909 can generate its own supply voltage by internal linear regulator. Programmable ringing detection circuitry prevents the MP6909 from turning on falsely at V_{DS} oscillations during discontinuous conduction mode (DCM) and quasi-resonant operation.

The MP6909 is available in a space-saving TSOT23-6 package.

FEATURES


- Supplied Voltage Internal Regulated
- Ringing Detection Prevents False Turn-on during DCM and Quasi-Resonant Operations
- Works with Standard and Logic Level SR MOSFETs
- Compatible with Energy Star
- ~30ns Fast Turn-off and Turn-on Delay
- ~100uA Quiescent Current
- Supports DCM, Quasi-Resonant and CCM Operations
- Supports both High-side and Low-side Rectification
- TSOT23-6 Package Available

APPLICATIONS

- USB PD Quick Chargers
- Adaptors
- Flyback Converters

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION




ORDERING INFORMATION

Part Number*	Package	Top Marking
MP6909GJ	TSOT23-6	See Below

* For Tape & Reel, add suffix -Z (e.g. MP6909GJ-Z);

TOP MARKING
| BDRY

BDR: product code of MP6909GJ;
Y: year code;

PACKAGE REFERENCE


ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SL to VSS	-0.3V to +6.5V
VR, VG to VSS	-0.3V to +14V
VD, VIN to VSS.....	-1V to +180V
Continuous power dissipation (T _A = +25°C) ⁽²⁾	
.....	0.56W
Junction temperature	150°C
Lead temperature (Solder).....	260°C
Storage temperature	-55°C to +150°C

Recommended Operation Conditions ⁽³⁾

VR to VSS.....	4V to 13V
VD, VIN to VSS.....	-1V to +150V
Maximum junction temperature (T _J).....	125°C

Thermal Resistance ⁽⁴⁾

	θ_{JA}	θ_{JC}
TSOT23-6	220	110

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.







ELECTRICAL CHARACTERISTICS

VR = 9V, -40°C ≤ T_J ≤ +125°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Supply Management Section						
VR UVLO rising			3.55	3.75	3.95	V
VR UVLO hysteresis			0.1	0.2	0.3	V
VR maximum charging current	I _{VR}	VR=7V, VIN=40V		70		mA
VR regulation voltage		VIN=12V	8.5	9	9.5	V
Operating current	I _{CC}	VR=9V, C _{LOAD} =2.2nF, F _{SW} =100kHz		2.9	3.5	mA
		VR =5V, C _{LOAD} =2.2nF, F _{SW} =100kHz		1.72	2.1	mA
Quiescent current	I _{q(VR)}	VR =14V		105	135	μA
Shutdown current	I _{SD(VR)}	VR =UVLO-0.1V			100	μA
Control Circuitry Section						
Forward regulation voltage (VSS - VD)	V _{fwd}		25	40	55	mV
Turn-on threshold (VDS)			-115	-86	-57	mV
Turn-off threshold (VSS-VD)			-6	3	12	mV
Turn-on delay	T _{Don}	C _{LOAD} = 2.2nF		30	50	ns
Turn-off delay	T _{Doff}	C _{LOAD} = 2.2nF		25	45	ns
Turn-on blanking time	T _{B-ON}	C _{LOAD} = 2.2nF	0.75	1.1	1.45	μs
Turn-off blanking exit threshold	V _{B-OFF}		2		3	V
Turn-off threshold during turn-on blanking			1.3	1.8	2.1	V
Turn-on slew rate detection timer	T _{SLEW}	R _{SLEW} =400kΩ	51	76	101	ns
Gate Driver Section						
VG (Low)	V _{G-L}	I _{LOAD} =10mA		0.01	0.02	V
VG (High)	V _{G-H}	I _{LOAD} =0		V _R		V
Maximum source current ⁽⁵⁾				0.5		A
Maximum sink current ⁽⁵⁾				3		A
Pull-down impedance		Same as VG(Low)		1	2	Ω


NOTE:



5) Guaranteed by characterization and design.

TYPICAL PERFORMANCE CHARACTERISTICS
Operating Current vs. Temperature
 $VR=9V, C_{LOAD}=2.2nF, F_{SW}=100kHz$

Quiescent Current vs. Temperature
 $VR=14V$

Turn-On Delay vs. Temperature
 $VR=9V, C_{LOAD}=2.2nF$

Turn-Off Delay vs. Temperature
 $VR=9V, C_{LOAD}=2.2nF$

Forward Regulation Voltage (VSS - VD) vs. Temperature

Turn-On Slew Rate Detection Timer vs. Temperature
 $R_{SLEW}=400K\Omega$


TYPICAL PERFORMANCE CHARACTERISTICS (continued)**VR Maximum Charging Current
vs. Temperature**

VR=7V VIN=40V



TYPICAL PERFORMANCE CHARACTERISTICS (continued)
Operation in 36W Flyback Application
 $V_{IN}=110VAC, V_{OUT}=12V, I_{OUT}=3A$

Operation in 36W Flyback Application
 $V_{IN}=220VAC, V_{OUT}=12V, I_{OUT}=3A$


PIN FUNCTIONS

Pin #	Name	Description
1	VIN	Internal linear regulator input.
2	VSS	Ground. VSS is also used as a MOSFET source sense reference for VD.
3	SL	Programming for turn-on signal slew rate detection. SL prevents the SR controller from turning on falsely by ringing below the turn-on threshold at VD in discontinuous conduction mode (DCM) and quasi-resonant mode. Any signal slower than the pre-set slew rate cannot turn on VG.
4	VR	Internal linear regulator output. VR is the supply of the MP6909.
5	VG	Gate drive output
6	VD	MOSFET drain voltage sense

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MP6909 supports operation in discontinuous conduction mode (DCM), continuous conduction mode (CCM), and quasi-resonant flyback converters. The control circuitry controls the gate in forward mode and turns the gate off when the synchronous rectification (SR) MOSFET current drops to zero.

VR Generation

VIN is the input of the internal linear regulator. VR is the output of the internal linear regulator. The capacitor at VR supplies power for the IC.

When VIN >9.7V, the Internal linear regulator regulates VR at 9V.

Start-Up and Under-Voltage Lockout (UVLO)

When VR rises above 3.75V, the MP6909 exits under-voltage lockout (UVLO) and is enabled. The MP6909 enters sleep mode, and VGS is kept low once VR drops below 3.55V.

Turn-On Phase

When VDS drops to ~2V, a turn-on timer begins to count. This turn-on timer can be programmed by an external resistor on SLEW. If VDS reaches the -86mV turn-on threshold from 2V within the time (TSLEW) set by the timer, the MOSFET is turned on after a turn-on delay (around 30ns) (see Figure 2). If VDS crosses -86mV after the timer ends, the gate voltage (VG) remains off. This turn-on timer prevents the MP6909 from turning on falsely due to ringing from DCM and quasi-resonant operations.

TSLEW can be programmed with Equation (1):

$$T_{SLEW} = R_{SLEW} \times \frac{90ns}{400k\Omega} \quad (1)$$

Turn-On Blanking

The control circuitry contains a blanking function. When the MOSFET turns on, the control circuit ensures that the on state lasts for a specific period of time. The turn-on blanking time is ~1.1µs to prevent an accidental turn-off due to ringing. However, if VDS reaches the turn-off threshold during turn-on blanking within the turn-on blanking time, VGS is pulled low immediately.

Conduction Phase

When VDS rises above the forward voltage drop (-40mV) according to the decrease of the switching current, the MP6909 lowers the gate voltage level to enlarge the on resistance of the synchronous MOSFET.




Figure 2: Turn-On/Turn-Off Timing Diagram

With this control scheme, VDS is adjusted to be around -40mV even when the current through the MOSFET is fairly low. This function keeps the driver voltage at a very low level when the synchronous MOSFET is turned off, which boosts the turn-off speed and is especially important to CCM operation.

Turn-Off Phase

When VDS rises to trigger the turn-off threshold (-3mV), the gate voltage is pulled to zero after a very short turn-off delay of 25ns (see Figure 2).

Turn-Off Blanking

After the gate driver (VGS) is pulled to zero by VDS reaching the turn-off threshold (-3mV), a turn-off blanking time is applied, during which the gate driver signal is latched off. The turn-off blanking is removed when VDS rises above the turn-off blanking exit threshold (2 to 3V) (see Figure 2).

APPLICATION INFORMATION

Slew Rate Detection Function

In DCM operations, the demagnetizing ringing may bring V_{DS} down below 0V. If V_{DS} reaches the turn-on threshold during the ringing, SR controllers without the slew rate detection function may turn on the MOSFET by mistake. Figure 3 shows the waveform of this false turn-on situation. This does not only increase power loss, but may also lead to shoot through if the primary side MOSFET is turned on within the turn-on blanking time.




Figure 3: False Turn-on
(Without slew rate detection)

Considering the slew rate of the ringing is always much less than that when the primary MOSFET is really turned off, this false turn-on situation can be prevented by the slew rate detection function, as shown in Figure 4. When the slew rate is less than the threshold set by the R_{SLEW} , the IC does not turn on the gate even when V_{DS} reaches the turn-on threshold.




Figure 4: Prevent the False Turn-on
(With slew rate detection)

External resistor on VD

Over voltage conditions may lead to damage on the device, so there has to be appropriate application design to guarantee safe operation, especially on the high voltage pin.

One of the common over voltage conditions is when the body diode of the SR MOSFET is turned on, the forward voltage drop may exceed the negative rating on the VD pin. In this case, an external resistor is commended to be placed between VD and Drain of the MOSFET. In general, the resistance is recommended to be no less than 300 Ω .

On the other hand, this resistor cannot be too large, because it slows down the slew rate on the V_{DS} detection. In general, it is not recommended to use any resistance larger than 1k Ω , but for each practical case, it should be checked based on slew rate.

Typical System Implementations

Figure 5 shows the typical system implementation for the IC power supply derived from output voltage, which is available in low-side rectification. Please note that the output voltage should be kept between 5V to 40V.




Figure 5: MP6909 in Low-Side Rectification

If MP6909 is used for high-side rectification, the circuit configuration is shown in Figure 6, an auxiliary winding solution for the MP6909 supply.




Figure 6: MP6909 in High-Side Rectification

SR MOSFET Selection

Power MOSFET selection is a tradeoff between the $R_{DS(ON)}$ and Q_G . To achieve higher efficiency, the MOSFET with the smaller $R_{DS(ON)}$ is preferred. Typically, Q_G is usually larger with a smaller $R_{DS(ON)}$, which makes the turn-on/turn-off speed lower and leads to larger power loss and driver loss. Because V_{DS} is adjusted at about $-40mV$ during the driving period when the switching current is fairly small, a MOSFET with an $R_{DS(ON)}$ that is too low is not recommended because the gate driver is pulled low when $V_{DS} = -I_{SD} \times R_{DS(ON)}$ becomes larger than $-40mV$. The MOSFET's $R_{DS(ON)}$ does not contribute to the conduction loss. The conduction loss is $P_{CON} = -V_{DS} \times I_{SD} \approx I_{SD} \times 40mV$.

To achieve fairly high use of the MOSFET's $R_{DS(ON)}$, the MOSFET should be turned on completely for at least 50% of the SR conduction period. Calculate V_{DS} with Equation (2):

$$V_{DS} = -I_C \times R_{DS(ON)} = -I_{OUT} / D \times R_{DS(ON)} \leq -V_{fwd} \quad (2)$$

Where V_{DS} is drain-source voltage of the MOSFET, D is the duty cycle of the secondary side, I_{OUT} is output current, and V_{fwd} is the forward voltage threshold ($\sim 40mV$).

Figure 7 shows the typical waveform of a flyback application. Assume it has a 50% duty cycle. The MOSFET's $R_{DS(ON)}$ is recommended to be no lower than $\sim 20/I_{OUT}$ (mΩ). For example, for a 5A application, the $R_{DS(ON)}$ should be no lower than 4mΩ.




Figure 7: Synchronous Rectification Typical Waveforms in a Flyback Application

Slew Rate Set Up

Please carefully select the slew rate set up resistor. Before put a resistor on SL pin, measure the V_{DS} slew rate during normal turn-on and oscillation during DCM respectively. Choose a resistor which guarantees SR driver turn-on normally. For example, if the V_{DS} slew rate is $-1V/ns$ during normal drop and $0.01V/ns$ in oscillation, the slew rate $0.1V/ns$ is a proper target to set up.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 8, Figure 9, Figure 10, and follow the guidelines below.

Sensing for VD/VSS

1. Make the sensing connection (VD/VSS) as close as possible to the MOSFET (drain/source).
2. Make the sensing loop as small as possible.
3. Keep the IC out of the power loop to prevent the sensing loop and power loop from interrupting each other (see Figure 8).




Figure 8: Voltage Sensing for VD/VSS

4. Place a decoupling ceramic capacitor from VR to PGND close to the IC for adequate filtering.

Gate Driver Loop

1. Make the gate driver loop as small as possible to minimize the parasitic inductance.
2. Keep the driver signal far away from the VD sensing trace on the layout.

Layout Example

Figure 9 shows a layout example of a single layer with a through-hole transformer and a TO220 package SR MOSFET. RSN and CSN are the RC snubber network for the SR MOSFET. The sensing loop (VD and VSS to the SR MOSFET) is minimized and kept separate from the power loop. The VR decoupling capacitor (C2) is placed beside VR.

Figure 10 shows another layout example of a single layer with a PowerPAK/SO8 package SR MOSFET, which also has a minimized sensing loop and power loop to prevent the loops from interfering with one another.




Figure 9: Layout Example with TO220 Package SR MOSFET









Figure 10: Layout Example with PowerPAK/SO8 SR MOSFET

PACKAGE INFORMATION
TSOT23-6

TOP VIEW

RECOMMENDED LAND PATTERN

FRONT VIEW

SIDE VIEW

DETAIL "A"
NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.