HF500-30



Fixed Frequency Flyback Regulator with Multi-Mode Control and Over-Power Line Compensation

The Future of Analog IC Technology

PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

Features

DESCRIPTION

The HF500-30 is a fixed-frequency, currentmode regulator with built-in slope compensation. It combines a 700V MOSFET and a fullfeatured controller into one chip for a low-power, offline, flyback, switch-mode power supply.

At medium and heavy loads, the regulator works in a fixed frequency with frequency jittering, which helps to spread energy out in a conducted mode. During a light-load condition, the regulator freezes the peak current and reduces its switching frequency to f_{OSC(min)} to offer excellent efficiency at light load. At very light load, the regulator enters burst mode to achieve low standby power consumption.

Full protection features include thermal shutdown, brown-in and brownout, VCC under-voltage lockout (UVLO), overload protection (OLP), short-circuit protection (SCP), input and output over-voltage protection (OVP), and over-temperature protection (OTP).

The HF500-30 features timer-based fault detection and over-power compensation to ensure that the overload is independent of the input voltage.

The HF500-30 is available in a PDIP8-7B package.

- 700V/1.4Ω Integrated MOSFET
- Fixed-Frequency Current-Mode-Control Operation with Built-In Slope Compensation
- Frequency Foldback Down to f_{OSC(min)} at Light Load
- Burst Mode for Low Standby Power
 Consumption
- Frequency Jittering for a Reduced EMI Signature
- Over-Power Compensation
- Internal High-Voltage Current Source
- VCC Under-Voltage Lockout (UVLO) with Hysteresis
- Programmable Input B/O and OVP
- Overload Protection (OLP) with a Programmable Delay
- Latch-Off Protection on TIMER
- Thermal Shutdown (Auto-Restart with Hysteresis)
- Short-Circuit Protection (SCP)
- Programmable Soft Start

APPLICATIONS


- Rower Supplies for Home Appliances
- Set-Top Boxes
- Standby and Auxiliary Power
- Adapters

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.


"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION









ABSOLUTE MAXIMUM RATINGS (1)

Drain breakdown voltage	0.3V to 700V
V _{CC} to GND	0.3V to 30V
FB, TIMER, SOURCE, B/O to GN	D0.3V to 7V
Continuous power dissipation (TA	(= +25°C) ⁽²⁾
	1.2W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature6	60°C to +150°C
ESD capability human body mode	el (all pins
except DRAIN)	
ESD capability machine model	200V

Recommended Operating Conditions⁽³⁾

Thermal Resistance $(4) \quad \theta_{JA} \quad \theta_{JC}$

PDIP8-7B...... 105 45... °C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS⁽⁵⁾

For typical value, VCC=16V, $T_J = -40^{\circ}$ C to 125°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Start-Up Current Source (DRAIN)				7			
Supply current from DRAIN	I _{Drain_0}	V _{CC} = 0V, V _{Drain} = 120V/400V	1.4	3.6	6.2	mA	
	I _{Drain_11}	V _{CC} = 11V, V _{Drain} = 120V/400V	1.4	5	7.9		
Leakage current from DRAIN	Ι _{LK}	$V_{CC} = 10V,$ $V_{Drain} = 400V$		4.5	10.5	μA	
Breakdown voltage	V _{BR}	T _J = 25°C	700			N	
Internal MOSFET (DRAIN)	\wedge						
On-state resistance	R _{DS_ON}	V _{CC} = 10.5V, I _D = 0.1A, T _J = 25°C		1.4		Ω	
Supply Voltage Management (VCC)			-				
VCC level (increasing) where the internal regulator stops	VCC _{OFF}		11	12	13	V	
VCC level (decreasing) where the IC shuts down and the internal regulator turns on	VCC _{UVLO}		6	7	8	V	
VCC UVLO hysteresis	VCC _{OFF} – VCC _{UVLO}		4	4.8		V	
VCC recharge level when protection occurs	VCC _{PRO}		4.7	5.3	5.9	V	
VCC decreasing level where the latch-off phase ends	VCCLATCH			2.5		V	
Internal IC consumption	I _{CC}	$V_{FB} = 3V, V_{CC} = 12V$		0.9	1.2	mA	
Internal IC consumption, latch-off phase	I _{CCLATCH}	$V_{CC} = 12V, T_{J} = 25^{\circ}C$		700	900	μA	
Voltage on VCC (upper limit) where the regulator latches off (OVP)	V _{OVP}		25	27	29	V	
Blanking duration on the OVP comparator	Тоур			60		ms	
Oscillator							
Oscillator frequency	f _{OSC}	V _{FB} > 1.85V, T _J = 25°C	62	65	68	kHz	
Frequency jittering amplitude in percentage of f _{osc}	A _{jitter}	V _{FB} > 1.85V, T _J = 25°C	±5	±6.5	±8	%	
Frequency jittering entry level	V_{FB_JITTER}				1.95	V	
Frequency jittering modulation period	T _{jitter}	C _{TIMER} = 47nF		3.7		ms	



ELECTRICAL CHARACTERISTICS⁽⁵⁾ (continued) For typical value, VCC=16V, T_J = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Protections (B/O)			VN			
Brown-in threshold voltage on B/O	$V_{B/O_{IN}}$	V _{B/O} increasing	0.95	1	1.05	y L
Brownout threshold voltage on B/O	V _{B/O_OUT}	V _{B/O} decreasing	0.85	0.9	0.95	V
Brown-in/out hysteresis	$\Delta V_{B/O}$		0.065	0.1	0.14) v
Timer duration for line cycle dropout	T _{B/O}	C _{TIMER} = 47nF	34	55		ms
Input OVP threshold on B/O	OVP _{B/O}		4.2	4.5	4.8	V
Input OVP delay time	T _{OVPB/O}		$\left(\right)$	90		μs
Voltage on B/O to disable B/O and input OVP function	VDIS		5.4	6	6.6	V
Clamp voltage on B/O	V_{B/O_Cla}		7		\land	V
Input impedance	R _{B/O}		1.2			ΜΩ
Current Sense (SOURCE)				$\langle \circ \rangle$	2	
Current limit point	V _{ILIM}		0.93	1	1.07	V
Short-circuit protection point	V _{SCP}		1,3	1.5	1.7	V
Current limitation during frequency foldback	V _{FOLD}	V _{FB} = 1.85V	0.63	0.68	0.73	V
Current limitation when entering burst	VIBURL	V _{FB} = 0.7V		0.1		V
Current limitation when exiting burst	VIBURH	V _{FB} = 0.8V		0.13		V
Leading-edge blanking for VILIM	T _{LEB1}			350		ns
Leading-edge blanking for V _{SCP}	T _{LEB2}			270		ns
Slope of the compensation ramp	SRAMP	$\langle \langle \rangle \rangle$	18	25	31	mV/μs
Feedback (FB)	\land					
Internal pull-up resistor	R _{FB}	T _J = 25°C	12	13.5	15	kΩ
Internal pull-up voltage	V _{DD}			4.3		V
V _{FB} to internal current-set point division ratio	K _{FB1}	V _{FB} = 2V	2.5	2.8	3.1	
V _{FB} to current-set point division ratio	K _{FB2}	V _{FB} = 3V	2.8	3.1	3.4	
FB level (decreasing) where the regulator enters burst mode	V _{BURL}		0.63	0.7	0.77	V
FB level (increasing) where the regulator exits burst mode	V _{BURH}		0.72	0.8	0.88	V



PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

ELECTRICAL CHARACTERISTICS⁽⁵⁾ (continued) For typical value, VCC=16V, T_J = -40°C to 125°C, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit		
Over-Load Protection (FB)								
FB level where the regulator enters OLP after a dedicated time	V _{OLP}		2	3.7	\sum	v		
Time duration before OLP when FB reaches the protection point	T _{OLP}	C _{TIMER} = 47nF	32	\square		ms		
Over-Power Compensation (B/O)				7/	\bigvee			
		$V_{B/O} = 1.1V, V_{FB} = 2.5V, T_J = 25^{\circ}C$		0				
		V _{B/O} = 1.3V, V _{FB} =2.5V, T _J = 25°C	$\left(\right)$	19				
Compensation voltage	V _{OPC}	V _{B/O} = 2.9V, V _{FB} =2.5V, T _J = 25°C	153	200	247	mV		
		V _{B/O} = 3.5V, V _{FB} =2.5V, T _J = 25°C	205	270	335	$\langle \rangle$		
		$V_{B/O} > V_{DIS}, T_J = 25^{\circ}C$		0	$\langle \rangle \rangle$			
FB voltage (lower limit) when compensation is removed	V _{OPC(OFF)}		0.55			v		
FB voltage (upper limit) when compensation is fully applied	V _{OPC(ON)}				2.5	V		
Frequency Foldback			02	\bigvee				
FB voltage (lower threshold) when frequency foldback starts	V _{FB(FOLD)}		$\langle \rangle$	1.8		V		
Minimum switching frequency	f _{OSC(min)}	T) = 25°C	20.5	25	30	kHz		
FB voltage (lower threshold) when frequency foldback ends	VFB(FOLDE)			1		V		
Latch-Off Input (Integration in TIMER)								
Lower threshold when the regulator is latched			0.7	1	1.2	V		
Blanking duration on latch detection	TLATCH			42		μs		
Thermal Shutdown								
Thermal shutdown threshold	TTSD			150		°C#		
Thermal shutdown hysteresis	T _{TSD(HYS)}			25		°C#		




 \wedge

PRELIMINARY SPECIFICATIONS SUBJECT TO CHANGE

PIN FUNCTIONS

Pin #	Name	Description					
1	FB	Feedback. A pull-down optocoupler controls the output regulation.					
2	VCC	Power supply of the IC. VCC enters OVP if the voltage on VCC rises above V _{OVP} .					
4	DRAIN	Drain of the internal MOSFET. Input for the start-up, high-voltage current source.					
5	SOURCE	Source of the internal MOSFET. Input of the primary current sense signal.					
6	GND	Ground.					
7	B/O	Brown-in/out, input OVP, and over-power compensation detection. Brown-in/out, input OVP and over-power compensation is achieved by detecting the voltage on B/O. All of the functions are disabled when B/O is pulled higher than V _{DIS} .					
8	TIMER	TIMER combines the soft start, the frequency jittering, and the timer functions for OLP and brownout protection. The IC is latched by pulling TIMER down. It allows for external OVP and OTP detection.					





OPERATION

The HF500-30 is a fixed-frequency, currentmode regulator with built-in slope compensation that incorporates all of the necessary features to build a reliable switch-mode power supply. In light-load conditions, the regulator freezes the peak current and reduces its switching frequency to 25kHz to minimize switching loss. When the output power falls below a given level, the regulator enters burst mode. The HF500-30 uses frequency jittering to improve EMI performance.

Fixed Frequency with Jittering

Frequency jittering reduces EMI by spreading out the energy. Figure 2 shows the frequency jitter circuit.




Figure 2: Frequency Jitter Circuit

An internal capacitor is charged with a controlled current source, which is fixed when FB > 2V, and its voltage is compared with the TIMER voltage. The TIMER voltage is a triangular wave between 2.8V and 3.2V with a charging/discharging current (see Figure 3). The switching frequency can be calculated using Equation (1):

$$f_{s} = \frac{1.10^{6}}{5.28 \cdot V_{\text{TIMER}} / V + 0.2} Hz$$
(1)

T_{iitter} can be calculated using Equation (2):

$$\Gamma_{\text{jitter}} = 8 \cdot C_{\text{TIMER}} / \text{nF} \cdot 10^{-5} \text{s}$$
 (2)




Figure 3: Frequency Jittering

Frequency Foldback

To achieve high efficiency during all load conditions, the HF500-30 implements frequency foldback during light-load conditions.

When the load decreases to a given level, the regulator freezes the V_{FOLD} peak current and reduces the charging current, dropping its switching frequency down to 25kHz and reducing switching loss. If the load continues to decrease, the peak current decreases with a 25kHz fixed frequency to avoid audible noise. Figure 4 shows the frequency and peak current vs. FB.




Figure 4: Frequency and Peak Current vs. FB

Current-Mode Operation with Slope Compensation

The primary peak current is controlled by the FB voltage. When the peak current reaches the level determined by FB, the MOSFET turns off. Also, the regulator operates in continuous conduction mode (CCM) with a wide input voltage range. Its internal synchronous slope compensation (S_{RAMP}) helps avoid subharmonic oscillation when the duty cycle is larger than 50% at CCM.

High-Voltage Start-Up Current Source

Initially, the IC is self-supplied by the internal high-voltage current source, which is drawn from DRAIN. The IC turns off the current source

www.MonolithicPower.com

10/10/2016 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. Preliminary Specifications Subject to Change © 2016 MPS. All Rights Reserved.



Burst Operation

once the voltage on VCC reaches VCC_{OFF}. If the voltage on VCC falls below VCC_{UVLO}, the switching pulse stops, and the current source turns on again. The auxiliary winding takes over the power supply for the IC when the output voltage rises normally to the set voltage. The lower threshold of VCC UVLO is pulled down from VCC_{UVLO} to VCC_{PRO} when a fault condition occurs, such as OLP, SCP, brownout, OVP, OTP, etc (see Figure 5).




Figure 5: VCC Power Supply Process

Soft Start (SS)

To reduce the stress on the power components and smoothly establish the output voltage, the TIMER voltage increases from 1V to 1.75V with a 1/4 charge current during normal operation at every start-up. The TIMER voltage increases the peak current from 0.25V to 1V gradually.. The switching frequency also increases gradually. Figure 6 shows the typical waveform of a soft start.




Figure 6: Soft Start

The start-up duration can be adjusted by the capacitor connected to TIMER. The TIMER capacitor determines the start-up duration, shown in Equation (3):

$$T_{\text{Soft-start}} = 0.3 \cdot C_{\text{TIMER}} / \text{nF} \cdot 10^{-3} \text{s} \quad (3)$$

The HF500-30 uses burst-mode operation to minimize the power dissipation in no-load or light-load conditions. As the load decreases, the FB voltage decreases. The IC stops the switching cycle when the FB voltage drops below the lower threshold (V_{BURL}); the FB increases again once the output voltage drops. Switching resumes once the FB voltage exceeds the threshold (V_{BURH}). The FB voltage then falls and rises repeatedly. Burst-mode operation alternately enables and disables the switching cycle of the MOSFET, thereby reducing switching loss at no-load or light-load conditions.

Over-Power Compensation

An offset voltage proportional to the B/O voltage is added to the sensing voltage. The B/O voltage is proportional to the input voltage. Figure 7 shows the compensation in relation to the voltage on FB and B/O. The V_{OPC} can be calculated using Equation (4):




Figure 7: Compensation Current vs. FB and B/O Voltage

Timer Based Overload Protection (OLP)

If the switching frequency is fixed in a flyback converter, the maximum output power is limited by the peak current. When the output consumes more than the limited power, the output voltage drops below the set value. The current flowing through the primary and secondary optocoupler is then reduced, and the FB voltage is pulled high (see Figure 8).




Figure 8: Overload Protection Block

www.MonolithicPower.com

10/10/2016 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. Preliminary Specifications Subject to Change © 2016 MPS. All Rights Reserved.



FB rising higher than V_{OLP} is considered an error flag and causes the timer to start counting the rising edge of V_Q . When the error flag is removed, the timer resets. When the timer reaches completion after it has counted to 16, it enters OLP. This timer duration does not trigger the OLP function when the power supply is starting up or during a load transition phase. Figure 9 shows the OLP function.




Figure 9: Overload Protection Function

Input Brownout and Input OVP

The input brownout and input OVP can be realized by B/O. If the B/O voltage is higher than V_{B/O_IN} during the input voltage rising period, the IC begins operating. If the B/O voltage is lower than V_{B/O_OUT} for $T_{B/O}$ ($C_{TIMER} = 47nF$), the IC stops operation. If the voltage on B/O is higher than $OVP_{B/O}$ for $T_{OVPB/O}$, the IC stops operating the input OVP. If the voltage on B/O is higher than V_{DIS} , it disables the input brownout and input OVP functions. To simplify the external circuit, connect B/O to VCC through a resistor if the input brownout, over-power compensation, and the input OVP functions are not desired.

Short-Circuit Protection (SCP)

The HF500-30 features a short-circuit protection that senses the SOURCE voltage and stops switching if V_{SOURCE} reaches V_{SCP} after a reduced leading-edge blanking time (T_{LEB2}). Once the fault disappears, the power supply resumes operation.

Thermal Shutdown

The HF500-30 uses thermal shutdown to turn off the switching cycle when the inner temperature exceeds T_{OTP} . As soon as the inner temperature drops below $T_{OTP(HYS)}$, the power supply resumes operation. During thermal shutdown, the VCC UVLO lower threshold is pulled down from VCC_{UVLO} to VCC_{PRO}.

VCC Over-Voltage Protection (OVP)

The HF500-30 enters a latched fault condition if the VCC voltage rises above V_{OVP} for T_{OVP} . The regulator remains fully latched until VCC drops below VCC_{LATCH} (e.g. the user unplugs the power supply from the main input and plugs it back in). Usually, this situation occurs when the optocoupler fails, resulting in the loss of the output voltage regulation.

TIMER Protection

The HF500-30 is latched off by pulling TIMER below $V_{\text{TIMER(LATCH)}}$ for T_{LATCH} . This allows TIMER to be used for external OVP and OTP functions by adding an external compact circuit.

Leading-Edge Blanking (LEB)

An internal leading-edge blanking (LEB) unit containing two LEB times is placed between SOURCE and the current comparator input to avoid premature switching pulse termination due to parasitic capacitances. During the blanking time, the current comparator is disabled and cannot turn off the external MOSFET. Figure 10 shows the LEB waveform.





Figure 10: Leading-Edge Blanking



FLOW CHART




UVLO, brown-out, OTP & OLP are auto restart; OVP on VCC, and latchoff on TIMER are latch mode. To release from the latch condition, unplug from the main input.





PACKAGE INFORMATION

PDIP8-7B









SIDE VIEW

NOTE:

1) CONTROL DIMENSION IS IN INCHES DIMENSION IN BRACKET IS IN MILLIMETERS 2) PACKAGE LENGTH AND WIDTH DO NOT INCLUDE MOLD FLASHOR PROTRUSIONS. 3) JEDEC REFERENCE ISMS-001. 4) DRAWING IS NOT TO SCALE

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.