





Load Line Resistance = 0.8mR
R11 = REB/N * DCR/Rset * 400/3

RSET与DCR和DCR有关
Rt=75K Switch-Frequency=347.5KHz
Time to ramp output voltage from 0 to Vboot (1.1V): 700uS
The minimum voltage amount COMP needs to rise to trip the APA circuitry = 500mV

连接APA与COMP
连接COMP与FB
连接DVC与FB
连接VDIFF与FB

注意这两根sense线(PROBE)的走线: 12mil宽, 差分对走线。
VSS_CPU_PROBE VSS_CPU_PROBE
VDD_CPU_PROBE VDD_CPU_PROBE
VRM_ISENSE VRM_ISENSE R20 NA/0R
CPU_PSI CPU_PSI
PSI#: 输入, Low Power State
高(0.8V Min): 正常模式, CCM
低(0.4V MAX): 轻负载模式, DEM

ISEN+/ISEN-部分的布线非常重要, 参考手册 <<Current Sense Component Placement and Trace Routing>>进行检查
ISEN+: 接到输出VDD_CPU
ISEN-: 接到输出RC之间。

UGATE, LGATE, PHASE部分的布线非常重要, 参考手册 <<Routing UGATE, LGATE, and PHASE Traces>>进行检查
For ISL6333IRZ/CR2: 此电阻不焊

CPU_VID0
CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID4
CPU_VID5
CPU_VID6
CPU_VID7