


## Description

United Silicon Carbide's cascode products co-package its xJ series high-performance SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads, and any application requiring standard gate drive.



Part Number	Package	Marking
UJC06505K	TO-247-3L	UJC06505K

### **Features**

- Max. on-resistance  $R_{DS(on)max}$  of  $45m\Omega$
- Standard 12V gate drive
- Maximum operating temperature of 150°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- RoHS compliant

## **Typical Applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units	
Drain-source voltage	V <sub>DS</sub>		650	V	
Gate-source voltage	V <sub>GS</sub>	DC	-20 to +20	V	
Continuous drain current		T <sub>C</sub> = 25°C	36.5	А	
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	23.5	А	
Pulsed drain current <sup>1</sup>	I <sub>DM</sub>	T <sub>j</sub> = 25°C	113	А	
		T <sub>j</sub> = 150°C	78		
Short-circuit withstand time <sup>2</sup>	t <sub>sc</sub>	V <sub>GS</sub> =15V, V <sub>DS</sub> <300V	4	μs	
Single pulsed avalanche energy <sup>2</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =2.5A	52	mJ	
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	113	W	
Maximum junction temperature	T <sub>J,max</sub>		150	°C	
Operating and storage temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 150	°C	
Max. lead temperature for soldering, 1/8" from case for 5 Seconds	T <sub>L</sub>		250	°C	

- 1 Pulse width t<sub>p</sub> limited by T<sub>i,max</sub>
- 2 Starting T<sub>1</sub> = 25°C

# **Electrical Characteristics** (T<sub>J</sub> = +25°C unless otherwise specified)

## **Typical Performance - Static**

Douguestou	Symbol	Test Conditions	Value			11
Parameter			Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	650			V
Total drain leakage current	I <sub>DSS</sub>	$V_{DS} = 650V,$ $V_{GS} = 0V, T_{J} = 25^{\circ}C$		25	500	- μΑ
		V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C		65		
Total gate leakage current	I <sub>GSS</sub>	$V_{DS}=0V, T_{j}=25^{\circ}C,$ $V_{GS}=-20V/+20V$		5	100	nA
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =25A, $T_{J}$ = 25°C		34	45	- mΩ
		$V_{GS}$ =12V, $I_{D}$ =25A, $T_{J}$ = 150°C		62		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS} = 5V$ , $I_D = 10mA$	4.5	5	5.5	V
Gate resistance	$R_{G}$	f = 1MHz, open drain		1.1		Ω

## **Typical Performance - Reverse Diode**

Daramatar	Symbol	Test Conditions	Value			Units
Parameter			Min	Тур	Max	Units
Diode continuous forward current	I <sub>S</sub>	T <sub>C</sub> = 25°C			36.5	Α
Diode pulse current <sup>1</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> = 25°C			113	А
Forward voltage	V <sub>FSD</sub>	$V_{GS} = 0V, I_F = 25A,$ $T_J = 25^{\circ}C$		1.55		V
		$V_{GS} = 0V, I_F = 25A,$ $T_J = 150$ °C		1.9		
Reverse recovery charge	Q <sub>rr</sub>	$V_R = 400V$ , $I_F = 25A$ , $V_{GS} = 0V$ ,		92		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1160A/μs, T <sub>J</sub> = 25°C		22		ns
Reverse recovery charge	Q <sub>rr</sub>	V <sub>R</sub> =400V, I <sub>F</sub> =25A, V <sub>GS</sub> =0V,		TBD		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1160A/μs, Τ <sub>J</sub> = 150°C		TBD		ns


# **Typical Performance - Dynamic**

Parameter	cymbol	Test Conditions	Value			Heite
raiailletei	symbol		Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	$V_{DS} = 400V,$ $V_{GS} = 0V,$		2107		pF
Output capacitance	C <sub>oss</sub>			80		
Reverse transfer capacitance	C <sub>rss</sub>	f = 100kHz		5.7		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS} = 0V \text{ to } 400V,$ $V_{GS} = 0V$		100		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS} = 0V \text{ to } 400V,$ $V_{GS} = 0V$		181		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	$V_{DS} = 400V, V_{GS} = 0V$		8		μЈ
Total gate charge	$Q_{G}$	1/ 400// 1 254		47.5		nC
Gate-drain charge	$Q_{GD}$	$V_{DS}$ =400V, $I_{D}$ = 25A, $V_{GS}$ =0V to 12V		15		
Gate-source charge	$Q_{GS}$	V <sub>GS</sub> -UV tO 12V		15		
Turn-on delay time	t <sub>d(on)</sub>	$V_{DS}$ =400V, $I_{D}$ =25A, Gate $I_{DS}$ Driver = 0V to +12V, $I_{DS}$ Turn-on $I_{DS}$		29		- ns
Rise time	t <sub>r</sub>			10		
Turn-off delay time	t <sub>d(off)</sub>			70		
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT} = 20\Omega$		15		
Turn-on energy	E <sub>ON</sub>	Inductive Load, - FWD: UJD06520T - T <sub>J</sub> = 25°C		196		
Turn-off energy	E <sub>OFF</sub>			101		μJ
Total switching energy	E <sub>TOTAL</sub>			297		
Turn-on delay time	t <sub>d(on)</sub>			31		
Rise time	t <sub>r</sub>	$\begin{aligned} & \text{V}_{\text{DS}}\text{=}400\text{V, I}_{\text{D}}\text{=}25\text{A, Gate} \\ & \text{Driver = 0V to +12V,} \\ & \text{Turn-on R}_{\text{G,EXT}}\text{=}0\Omega, \\ & \text{Turn-off R}_{\text{G,EXT}}\text{=}20\Omega \end{aligned}$		14		ns
Turn-off delay time	t <sub>d(off)</sub>			78		
Fall time	t <sub>f</sub>			17		
Turn-on energy	E <sub>ON</sub>	Inductive Load,		215		
Turn-off energy	E <sub>OFF</sub>	FWD: UJD06520T T <sub>J</sub> = 150°C		124		μ
Total switching energy	E <sub>TOTAL</sub>			339		

## **Thermal Characteristics**

Parameter	symbol	Test Conditions	Value			Units
			Min	Тур	Max	Onits
Thermal resistance, junction-to-case	$R_{ heta JC}$			0.84	1.1	°C/W

## **Typical Performance Diagrams**



 ${\sf JSCi}$  the power to do more with less







Figure 1 Typical output characteristics at  $T_i = -55$ °C,  $tp < 250 \mu$  s










Figure 4 Normalized on-resistance vs. temperature at  $V_{GS} = 12V$  and  $I_D = 25A$ 




Figure 5 Typical drain-source on-resistance at  $V_{GS} = 12V$ 




Figure 7 Threshold voltage vs. Tj at  $V_{DS} = 5V$  and  $I_D = 10mA$ 




Figure 6 Typical transfer characteristics at  $V_{DS} = 5V$ 







Figure 8 Typical gate charge at  $V_{DS} = 400V$  and  $I_D = 25A$ 



0 Vgs = 0VVgs= 5V -10 Vgs = 8VDrain Current, I<sub>D</sub> (A) Vgs = 15V-20 -30 -40 -50 -3 -2 -1 0 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 9 3rd quadrant characteristics at  $T_J = -55$ °C









Figure 11 3rd quadrant characteristics at  $T_J = 150$ °C


Figure 12 Typical stored energy in  $C_{OSS}$ at  $V_{GS} = 0V$ 



40 35 DC Drain Current, I<sub>D</sub> (A) 30 25 20 15 10 5 -60 -30 0 30 60 90 120 150 Case Temperature, T<sub>C</sub> (°C)

Figure 13 Typical capacitances at 100kHz and  $V_{GS} = 0V$ 

Figure 14 DC drain current derating








Figure 16 Maximum transient thermal impedance




Figure 17 Safe operation area  $T_c = 25$ °C, D = 0, Parameter  $t_p$ 




Figure 19 Clamped inductive switching turn-on energy vs. R G.EXT ON




Figure 18 Clamped inductive switching energy vs. drain current at  $T_J = 25$ °C




Figure 20 Clamped inductive switching turn-off energy vs. R<sub>G,EXT\_OFF</sub>




Figure 21 Recommended gate drive and internal circuit schematic of SiC cascode

### **Applications Information**

SiC cascodes are enhancement-mode power siwtches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series as shown in Figure 21. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (RDS(on)), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. In particular, separate turn-on and turn-off gate resistors are recommended as shown in Figure 21. In addition, an external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recover performance. For more information on cascode operation, see www.unitedsic.com.

### Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.