AN2101

## RED2501 LED Controller IC - LED Driver Design Guide

## Overview

RED2501 based LED driver designs offer significant performance benefits over standard LED driver solutions. RED2501 LED drivers use a unique single stage series-resonant converter with a charge-pump PFC circuit to give good power factor correction. These drivers designs also offer a very low output current ripple (flicker free) that otherwise can only be achieved with a 2-stage conventional design. RediSem's resonant converters designs are highly efficient and have low Electromagnetic Interference (EMI) while offering a cost-competitive solution through the use of bipolar transistors and a high level of IC integration with RED2501. In summary the key features and benefits are:

- RediSem Single Stage LED converter:
- Charge-pump PFC circuit
- Low output current ripple
- High efficiency
- Low EMI
- Constant Current Output
- Bipolar transistor half-bridge
- RED2501 LED Controller IC:
- Primary-Side Regulation (PSR) +/-5\% constant current regulation
- No-load output voltage protection to meet SELV
- Short-circuit protection
- OTP (over-temperature) protection
- Integrated bipolar transistor drive circuit
- Small SO8 package

This design guide's aim is to explain RediSem's RED2501 controller IC and LED driver application so that you can develop your own designs. It is recommended you always use one of RediSem's example designs as a starting point for new designs. Please check with us regularly for updates and additional information. As RediSem develops more RED2501 LED driver example designs, this Design Guide will be updated from time to time.
Top-level Design Notes ..... 3
Topology ..... 3
Charge Pump Power Factor Correction Explained ..... 4
Controlled Self-Oscillating technology (CSOC) ..... 7
Design choices ..... 9
Detailed Design Notes ..... 11
Controller ..... 12
Bridge and Charge Pumps ..... 15
Half-Bridge Block ..... 16
Main Transformer ..... 19
Bulk Capacitor ..... 21
Line Input Protection ..... 22
Surge components ..... 22
EMI Measures ..... 22
PCB Layout ..... 23
Troubleshooting ..... 24
Startup ..... 24
Regulation ..... 24
Hot Transistors ..... 25
EMI ..... 26
Harmonics Emissions ..... 26
Power Factor ..... 26
Fault Protection ..... 26

## Top-level Design Notes

## Topology

The design described here combines a fully resonant half-bridge converter with integral Charge Pump Power Factor Correction to deliver a low cost product which is fully EMI compliant at a fraction of the cost of competing solutions.

## Series-Resonant Half-Bridge

The series-resonant half-bridge is ideally suited to LED Driver applications, because it provides excellent efficiency and has inherently good immunity and low-noise characteristics to make EMC compliance very easy. Redisem's RED2501 LED Driver Controller IC is specifically designed for series-resonant topologies for LED Drivers. Redisem's controller ICs are unique in that they combine a self-oscillating bipolar converter (CSOC) topology with a simple half-bridge control scheme using bipolar switching devices, which are both lower cost and more robust than MOSFET alternatives. Furthermore, the self-oscillating design is inherently immune to running in capacitive mode, which is a considerable problem for MOSFET-based solutions.

## Charge Pump Power Factor Correction

Most countries now require that the line inputs of lighting appliances comply with power factor and harmonic emissions. The requirements vary from country to country and also depend upon various parameters including input power and intended use. With few exceptions, LED Drivers need some form of Power Factor Correction (PFC) in order to comply with limits for Power Factor and Harmonic Emissions. One solution has been to use active Power Factor Correction (APFC) which requires a separate switching Power Factor Correction block, with dedicated switching device and control circuit. While this two-stage approach is effective at delivering good power factor correction and harmonic suppression, the resulting production cost is high and relatively uncompetitive. The Redisem Charge Pump PFC topology uses switching diodes to provide charge-pumping (boosting) to achieve control of Power Factor and Harmonic Emissions, without the need for another controller or any additional active switching devices.

## Integrated CSOC and Charge Pump PFC

Figure 1 shows the topology of Redisem's LED Driver which integrates Redisem's CSOC with the Charge Pump PFC topology. The Charge Pump PFC stage is fitted in the return current path, between the main transformer primary winding and the diode bridge block. The primary winding current drives the boosting and power factor correction. Unlike other more expensive two-stage solutions, there is no PFC controller IC, nor are there any additional active switching devices.


Figure 1: CSOC plus Charge Pump PFC (simplified schematic)

## Using CSOC with Active Power Factor Correction (APFC)

For some applications, such as those with very wide input/output voltage requirements, it may be necessary to use Active Power Factor Correction (APFC). RediSem's LED controller IC's may be easily combined with a third-party PFC pre-regulator design, as shown in Figure 2.


Figure 2: CSOC with Active Pump PFC (simplified schematic)

## Charge Pump Power Factor Correction Explained

A simplified example of a LED driver with a single charge pump PFC stage is shown in Figure 3. Here, the circulating primary current flows through primary of transformer $\mathbf{T}_{\text {MAIN }}$ and the resonant tank $\mathbf{C}_{\mathbf{R}}$ and $\mathbf{L}_{\mathbf{R}}$. Ignoring the boost capacitor $\mathbf{C}_{\text {Bоost }}$ for a moment, this $A C$ switching current would flow through $\mathbf{D}_{\text {Push }}$ and $\mathbf{D}_{\text {puLL }}$ alternately (shown by looped arrows in Figure 3) thereby pumping current into the bulk capacitor $\mathbf{C}_{\mathrm{HT}}$, boosting its voltage higher than the voltage on $\mathbf{C}_{\mathrm{F} 2}$. Capacitor $\mathbf{C}_{\boldsymbol{B o o s t}}$ acts as a low-pass filter, reducing the rise time of the voltage waveform across it, so that the amount of current pumped depends on the switching frequency, the value of $\mathbf{C}_{\text {воовт }}$ and the difference between the voltages of capacitors $\mathbf{C}_{\mathrm{Ht}}$ and $\mathrm{C}_{\text {F2 }}$.


Figure 3: Charge Pump PFC (simplified schematic)
A typical design has the power factor and harmonic emissions optimised for nominal line and load. The value of $\mathbf{C}_{\text {воозт }}$ is typically chosen so that the voltage swing on the pump node is just enough to ensure charge pumping occurs at all points in the mains cycle. The important waveforms are shown in Figure 4.


Figure 4: Charge Pump PFC Waveforms (at nominal line, load)
However, at the line/load extremes, the power factor and harmonic emissions are worse. At high line and low load, the voltage swing on the pump node is not enough to achieve charge pumping when the line voltage is crossing through zero, so that the line current has flat portions on each side of the zero crossing, see Figure 5. Conversely, at low line and high load, the voltage swing on the pump node is too large, which causes steep edges on the line current waveform around the zero crossing point.


Figure 5: Pump Node waveforms (max line, min load)

The achievable power factor and harmonics emissions performance depends on the range of line and load conditions that the application has to handle. The charge pumping arrangement described above is usually good enough for lower power applications, but some higher power applications require an additional charge pump to be incorporated, as shown in Figure 6.


Figure 6: Dual Charge Pump PFC (simplified schematic)

As before, $\mathrm{C}_{\text {вооst }}$ is the boost control capacitor influencing the amount of boosting provided by the first charge pump stage. However, the second (smaller) charge pump stage ( $\mathbf{D}_{\text {puLL2 }}, \mathbf{D}_{\text {puSh2 }}$ and $\mathbf{C}_{\text {R2 }}$ ) does not have a boost capacitor and so it pumps charge across almost the entire line cycle, as shown by the waveforms in Figure 7. Because the two charge pumps have different characteristics, the current pumped by each stage has a different shape. When added together, the combined current waveform shows better power factor and lower harmonic content at the line/load extremes than that achieved by the single charge pump PFC.


Figure 7: Line shaping with two Charge Pump PFC stages

## Actual Charge Pump Arrangements

The simplified circuits shown in Figure 3 and Figure 6 and are given as equivalent schematics to help with understanding how it works. In Figure 8, the schematic is slightly different, because the controller IC (with current sense resistor $\mathrm{R}_{\mathrm{CS}}$ ) must be referenced to the negative rail.


Figure 8: Inverted dual charge pump (simplified schematic)

Here the charge pumping has been moved to the negative side between the COM and HT- rails; this is because the GND connection of the controller IC needs to be referenced to one end of the current sensing resistor. The charge pumping diodes ( $\mathrm{D}_{\text {PUSH }}, \mathrm{D}_{\text {pUsH2 }}, \mathrm{D}_{\text {PuLL }}, \mathrm{D}_{\text {PULL2 }}$ ) need to be fast recovery types. The bridge diodes can be standard recovery types.


Figure 9: Combined Dual Charge Pump PFC and Bridge

With the arrangement in Figure 8, there are four diodes in the current path between the line inputs, An alternative arrangement is given in Figure 9, which achieves the same thing but has only three diodes in the primary current path. This reduces the total forward diode conduction losses, making this arrangement preferred for applications which are efficiency-critical.
The switching diodes should be fast recovery types to minimise losses.

## Controlled Self-Oscillating technology (CSOC)

RediSem has a unique way of driving transistors based on a self-oscillating bridge that is used in most of today's ballasts and CFL's. We combine the simplicity of this self-oscillating system with a controller to provide a half-bridge topology using low cost bipolar transistors that can provide a regulated output. The drive control on pins TX1 and TX2 of RED2501 is the same as is used on RediSem's existing IC's that has been widely used in SMPS and ballast designs.

## Self-oscillating half-bridge

The half-bridge that is used in RediSem's LED driver is based on a self-oscillating half-bridge used in ballasts. A half-bridge stage from a typical ballast circuit is shown in Figure 10. Windings W1, W2 and W3 are windings on the same core, typically a small ring core. The mutual coupling between the windings provides proportional base drive for the transistors that can keep the circuit oscillating. The main current and voltage waveforms are shown in Figure 11.

When Q1 is turned on, $V_{\text {MID }}$ goes high and this voltage step appears across the inductor $L$, so that the $I_{\text {MID }}$ current starts to ramp positively. The resonant tank (formed by inductor $L$ and capacitor $C$ ) gives the current waveform a sine wave shape during the on-time. The $\mathrm{I}_{\text {MID }}$ current in winding W 1 causes a reflected current to appear in base drive winding W 2 , scaled by the turns ratio $6: 1$. The voltage developed across the base resistor and Q1 base-emitter junction and the self-inductance of the ring core causes the ring core magnetising current to ramp up. In this way, the current in W2 falls to zero after a number of microseconds, which starves Q1 and the transistor de-saturates. As Q1 collector-emitter junction opens up, all the Q1 collector current now flows out of Q1 base and it turns off rapidly. The current in inductor L continues to flow and this pulls down the mid-point node very quickly until it swings below the negative rail (HT-). At this point, transistor Q2 collector-base junction becomes forward-biassed and the $I_{\text {MID }}$ current flows out of the Q2 base, turning Q2 on (but in reverse bias mode). The switching sequence is then repeated for Q2.
This is resonant-mode switching: each transistor is turned on after the bridge has commutated, i.e. when the collector-emitter voltage is close to zero. Note that it is the current flowing through the inductor $L$ that makes the bridge commutate. Therefore, it is impossible for the circuit to self-oscillate in capacitive mode. This self-oscillating circuit is inherently robust.

In the ballast circuit, the timing of the turn-off is determined by the inductance of the base winding and the voltage developed across it. In Redisem's CSOC technology, a 4th winding is added to the ring core, enabling the RED2501 to control the turn-off timing and therefore manage the switching frequency of the power converter. It does this by applying a short-circuit to this $4^{\text {th }}$ winding at the instant that it requires the bridge to commutate. All the inherent robust advantages of the self-oscillating circuit described above still apply. [This is described further in the RED2501 datasheet.]


Figure 10: Typical Ballast Half-bridge Driver Stage


Figure 11: Typical Half-bridge waveforms

## Dead-Time Control

Unlike MOSFET half-bridges, dead-time is automatically controlled by the IC and the self-oscillation of the half-bridge, as described above. The base drive transformer will begin driving the following transistor once commutation has taken place. Because CSOC uses midpoint current to turn the bipolar transistors on, it is only able to drive the transistors on once the current has changed direction.

## Design choices

## Bridge Rectifier and Charge Pumps

As shown in Figure 8 and Figure 9, there are two recommended ways of integrating the Charge Pumps and Bridge Rectifier functions. For cost-critical applications the arrangement in Figure 8 is preferred, as this allows normal standard recovery diodes (or an integrated diode bridge) to be used for $\mathrm{D}_{\mathrm{B1}-4}$. For efficiency-critical applications, the arrangement in Figure 9 is preferred, as explained in the text.

## Base Drive Transformer Location

There are two recommended locations for the base drive transformer ( $\mathrm{T}_{\text {BASE }}$ ) as shown in Figure 12 and Figure 13. For higher power designs, it is generally necessary to use external flywheel diodes to minimise switching losses in Q1, Q2. In such applications, Figure 12 is recommended. For lower power designs, it is usually adequate to use bipolar transistors with integrated flywheel diodes; in these applications, the arrangement shown in Figure 13 is preferred. In either case, to avoid shoot-through losses, it is very important that the mid-point capacitor $\mathrm{C}_{\text {MID }}$ is located with the flywheel diodes.


Figure 12: Location of $T_{\text {BASE }}$ primary winding ( $P_{\text {OUT }}>25 W$ )


Figure 13: Location of $T_{\text {BASE }}$ primary winding ( $P_{\text {out }}<25 W$ )

## EMI Suppression

To suppress any common-mode RF emissions, it is recommended that the application includes an input common-mode choke ( $\mathrm{L}_{\mathrm{CM}}$ ) and either a Y -Cap ( $\mathrm{C}_{\mathrm{Y}}$ ) and/or a screen winding in the main transformer ( $T_{\text {Main }}$ ). If a screen winding is used and properly implemented, it is normally possible to minimise the Y -Cap value, or even eliminate it completely and still achieve EMC compliance. Alternatively, it is possible to use a larger Y-Cap and to remove the CM inductor.

## Detailed Design Notes

The schematic of a typical 40W LED Driver design is shown for reference in Figure 14.


Figure 14: 40W LED Driver Schematic

## Controller

The sub-schematic for the controller block is shown in Figure 15 below.


Figure 15: Controller block schematic

## Supply Rails

The RED2501 incorporates a low power shunt regulator, which normally maintains the $\mathrm{V}_{\mathrm{DD}}$ supply rail at $\mathrm{V}_{\text {DDREG }}\left[3.45 \mathrm{~V}\right.$ ] and requires $\mathrm{I}_{\text {DDRUN }}$ [700uA]. The controller IC will shut down if the VDD supply drops below $\mathrm{V}_{\mathrm{UVD}}$. The value of $\mathrm{R}_{\mathrm{AUx}}$ is determined by the equations below:

$$
\begin{aligned}
& V_{A U X(M I N)}=\left(V_{O U T(M I N)} \times N_{A} / N_{S}-V_{D I O D E}\right) \mathrm{V} \\
& V_{U V D(M A X)}=V_{D D R E G(M A X)}-\Delta V_{D D S L E E P} \mathrm{~V} \\
& R_{A U X}<\left(V_{A U X(M I N)}-V_{U V D(M A X)}\right) / I_{D D R U N(M A X)} \Omega
\end{aligned}
$$

## Example

For a 40W 230Vac application, assuming:

$$
V_{\text {OUT }(M I N)}=25 \mathrm{~V}
$$

$N_{A}=5$ turns
$N_{S}=19$ turns
$V_{\text {DIODE }}=0.6 \mathrm{~V}$
$V_{U V D(M A X)}=3.15 \mathrm{~V}$ (from datasheet)
$I_{\text {DDRUN(MAX) }}=800 \mathrm{uA}$ (from datasheet)
$V_{A U X(M I N)}=25 \mathrm{~V} \times \frac{5 t}{19 t}-0.6 \mathrm{~V}=5.98 \mathrm{~V}$
$V_{U V D(M A X)}=3.6 \mathrm{~V}-0.45 \mathrm{~V}=3.15 \mathrm{~V}$
$R_{A U X}<\frac{5.98 \mathrm{~V}-3.15 \mathrm{~V}}{800 u}=3.54 \mathrm{k} \Omega$
Therefore, choose $R_{A U X}=2 k \Omega$

The value of $C_{D D}$ is sized big enough to hold up the VDD supply rail during start up, and is typically 2.2 uF .

## Timing Components

The preferred values for $R_{R C 1}, R_{R C 2}, C_{R C}$ and $C_{R C 2}$ are:

| $\mathrm{R}_{\mathrm{RC} 2}$ | $=100 \mathrm{k}$ |
| :--- | :--- |
| $\mathrm{C}_{\mathrm{RC}}$ | $=330 \mathrm{p}$ |
| $\mathrm{C}_{\mathrm{RC} 2}$ | $=1 \mathrm{n}$ |

The value for $\mathrm{R}_{\mathrm{RC} 1}$ determines the oscillator frequency range, calculated from the equation below:

$$
R_{R C 1}=2 M 46 \times 60 k / F \times V_{I N} / 230 \Omega
$$

As well as controlling the oscillator frequency, $\mathrm{R}_{\mathrm{RC} 1}$ also provides the current for starting up the controller, together with $\mathrm{R}_{\mathrm{J}}$. The time taken to start up is given by the equation below:

$$
t_{S T A R T U P} \cong\left(C_{D D}+C_{A U X}\right) * V_{D D S T A R T} /\left(\frac{V_{I N}}{\left(R_{R C 1}+R_{R C 2}+R_{J}\right)}-I_{D D S L E E P}-\frac{V_{D D S T A R T}+V_{U V D}}{2 \times R_{D D}}\right) \text { seconds }
$$

## Example

Calculate the maximum (worst case) start up time.
If the application requires:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{RC} 1}=2 \mathrm{M} 46 \Omega \\
& \mathrm{R}_{\mathrm{RC} 2}=100 \mathrm{k} \Omega \\
& \mathrm{R}_{J}=2 \mathrm{M} 46 \Omega \\
& \mathrm{C}_{\mathrm{DD}}=2.2 \mathrm{uF} \\
& \mathrm{C}_{\mathrm{AUX}}=100 \mathrm{nF} \\
& \mathrm{R}_{\mathrm{DD}}=\text { not fitted } \\
& \\
& \mathrm{V}_{\operatorname{IN(MIN)}}=198 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{DDSLEEP}(\mathrm{MAX})}=12 \mathrm{uA} \\
& \mathrm{~V}_{\mathrm{DDSTART}(\mathrm{MAX})}=4.0 \mathrm{~V} \\
& t_{\text {STARTUP }} \cong(2.2 u+100 \mathrm{n}) * 4 \mathrm{~V} /\left(\frac{198 \mathrm{~V} \times \sqrt{2}}{(2 M 46+100 \mathrm{k}+2 \mathrm{M} 46)}-12 \mathrm{u}-0\right)=209 \mathrm{~ms}
\end{aligned}
$$

## Current Sensing

The primary current is sensed by the CS pin, which is connected to the current sensing resistor $R_{C S}$ via padding resistor $\mathrm{R}_{\mathrm{CSP}}$ (typically $100 \Omega$ ). $\mathrm{R}_{\mathrm{CSP}}$ is used to prevent damage to the IC during surge conditions. It has no other purpose.
The value of the current sense resistor $\mathrm{R}_{\mathrm{CS}}$ is given by the equation below:

$$
R_{C S}=0.27 \times \frac{40 \mathrm{~W}}{P_{\text {NOM }}} \times \frac{V_{I N}}{230 \mathrm{~V}} \text { Ohms }
$$

## Example

If the application requires:

$$
\mathrm{P}_{\text {NOM }}=25 \mathrm{~W}
$$

$$
V_{\text {IN }}=115 \mathrm{~V}
$$

Calculate current sense resistor:

$$
R_{C S}=0.27 \times \frac{40 W}{25 W} \times \frac{115 \mathrm{~V}}{230 V}=0.216 \mathrm{Ohms}
$$

## Voltage Sensing

The output voltage is sensed by the VFB pin, to protect the output against over-voltage when unloaded.
The values of the voltage control loop components are given below:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{FB}}=4.7 \mathrm{nF} \\
& \mathrm{R}_{\mathrm{FB} 1}=47 \mathrm{k} \Omega \\
& R_{F B 2}=R_{F B 1} \times V_{R E F} /\left(V_{A U X(M A X)}-V_{R E F}\right)
\end{aligned}
$$

where

$$
V_{A U X(M A X)}=V_{O U T(M A X)} \times N_{A} / N_{S}-V_{D I O D E}
$$

## Example

For a typical 40W application assume:
$V_{\text {OUT(MAX) }}=45 \mathrm{~V}$
$\mathrm{N}_{\mathrm{A}}=5 \mathrm{t}$
$\mathrm{N}_{\mathrm{S}}=19 \mathrm{t}$
$\mathrm{V}_{\mathrm{REF}}=1.2 \mathrm{~V}$ (from datasheet)
$\mathrm{R}_{\mathrm{FB} 1}=82 \mathrm{k} \Omega$
$V_{A U X(M A X)}=45 \times \frac{5}{19}-0.6=11.2 \mathrm{~V}$
$R_{F B 2}=82 k \times \frac{1.2 V}{11.2 V-1.2 V}=9.8 k \cong 10 k$

## Protection Features

## Capacitive Mode Protection

CSOC converters are not able to operate in capacitive mode. The base drive transformer (in conjunction with the IC) will prevent the converter operating in capacitive mode. Good designs will ensure that the converter does not enter capacitive mode in normal operation. If the base drive inductance is not enough, the transistors can turn off prematurely. If this occurs, the capacitive mode protection feature in the IC will become active and the base drive transformer will effectively set the converter operating frequency.

## Open Circuit Protection (OCP)

At light load or no load condition, the rectified primary side auxiliary voltage will be increased. If the VFB pin voltage rises to 1.2 V (the internal reference voltage) the chip enters CV mode instead of CC mode, regulating the output voltage by varying the switching frequency.

## Feedback Protection (FBP)

If voltage feedback loop is broken, the IC shuts down and performs a fault recovery sequence (see below).

## Short circuit protection (SCP)

When output terminals are short circuited, the IC detects an abnormally low voltage on the VFB pin. The IC shuts down and performs a fault recovery sequence (see below).

## Over Temperature Protection (OTP)

IC has an internal over temperature shutdown level (see datasheet for details of OTP trip point). The IC shuts down and performs a fault recovery sequence (see below).

## Fault Recovery Sequence

After a fault is detected, the controller shuts down and performs 7 dummy reboot cycles and attempts to reboot on the $8^{\text {th }}$ cycle. The controller repeats this sequence until the fault condition has been removed. The timing for each reboot cycle is determined by the timing resistor $R_{R C}+R_{R C 1}$ and the combined value of decoupling capacitance on the VDD and AUX supply rails. The reboot time can be calculated by the formula below:

$$
t_{\text {REBOOT }} \cong 8 \times\left(C_{D D}+C_{A U X}\right) * \frac{\left(V_{D D S T A R T}-V_{U V D}\right)}{\frac{V_{I N}}{R_{R C}+R_{R C 2}+R_{J}}-I_{D D S L E E P}-\frac{V_{D D S T A R T}+V_{U V D}}{2 \times R_{D D}}} \text { secs }
$$

## Example

Calculate the typical fault recovery time.
If the application requires:
$R_{R C 1}=2 M 46 \Omega$
$\mathrm{R}_{\mathrm{RC} 2}=100 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{J}}=2 \mathrm{M} 46 \Omega$
$\mathrm{C}_{\mathrm{DD}}=2.2 \mathrm{uF}$
$C_{\text {AUX }}=100 \mathrm{n}$
$R_{D D}=$ not fitted
$\mathrm{V}_{\mathrm{IN}}=230 \mathrm{~V}$
$\mathrm{I}_{\text {DDSLEEP }}=8 \mathrm{uA}$
$V_{\text {DDSTART }}=3.6 \mathrm{~V}$
$\mathrm{V}_{\text {UVD }}=3.0 \mathrm{~V}$
$t_{\text {STARTUP }} \cong 8 \times(2.2 u+100 n) *(3.6 \mathrm{~V}-3.0 \mathrm{~V}) /\left(\frac{230 V \times \sqrt{2}}{(2.46 M+100 \mathrm{k}+2.46 \mathrm{M})}-8 u-0\right)=195 \mathrm{~ms}$

## Additional protection

The IC can be shut down by an external circuit. There are three suggested methods for this:

1) Pull the VFB pin to $>\mathrm{V}_{\text {REF }}$ [1.2V]: IC shuts down and performs a fault recovery sequence (see below).
2) Pull the VFB pin to 0V: IC shuts down and performs a fault recovery sequence (see below).
3) Pull down the VDD pin to $<\mathrm{V}_{\mathrm{uvd}}$ [3.0V]: IC shuts down, restarts when VDD pin is released.

An example of an external over-temperature protection circuit (using the third method) is shown in Figure 15.

## Bridge and Charge Pumps

## Boost capacitor $\mathrm{C}_{\text {воозт }}$

The boost capacitor is sized by scaling from reference designs.
For single charge pump PFC applications (Power <25W):

$$
C_{\text {BOOST }}(\text { target })=10 \times \frac{P_{\text {OUT }}}{20} \times \frac{230 \mathrm{~V}}{V_{I N}} \times \frac{40}{F} \mathbf{n F}
$$

For dual charge pump PFC applications (Power $>25 \mathrm{~W}$ ):

$$
C_{\text {BOOST }}(\text { target })=15 \times \frac{\text { POUT }}{40} \times \frac{230 \mathrm{~V}}{V_{I N}} \times \frac{60}{F} \mathbf{n F}
$$

## Example

For a 30W 115Vac application, assuming:

$$
F_{T A R}=50 \mathrm{kHz} \text { (target average frequency) then }
$$

$$
C_{\text {BOosT }}(\text { target })=15 \times \frac{30}{40} \times \frac{230 \mathrm{~V}}{115} \times \frac{60}{30}=45 \mathrm{nF}
$$

$$
C_{\text {Bооst }}(\text { actual })=47 \mathrm{nF}
$$

## Resonant Components

The resonant components are calculated by scaling from reference designs.
First, calculate the capacitor scaling factor Kc :

$$
K_{C}=\frac{P_{N O M}}{40} \times \frac{60 \mathrm{k}}{F_{T A R}} \times\left[\frac{230}{V_{I N}}\right]^{2}
$$

Where

$$
\mathrm{P}_{\mathrm{NOM}}=\text { Nominal output power (W) }
$$

$\mathrm{F}_{\mathrm{TAR}}=$ target average frequency at nominal line and load (kHz)
$\mathrm{V}_{\mathrm{IN}}=$ Nominal line voltage $\left(\mathrm{V}_{\mathrm{RMS}}\right)$
Now calculate the target values for the resonant capacitors as follows:
For High Power Designs ( $\mathrm{P}_{\mathrm{NOM}}>25 \mathrm{~W}$ ):
$C_{R}($ target $)=27 \times \overline{K_{C}} \quad \mathrm{nF}$
$C_{R}($ target $)=12 \times K_{C} \quad \mathrm{nF}$
For Low Power Designs ( $\mathrm{P}_{\mathrm{Nom}} \leq 25 \mathrm{~W}$ ):
$C_{R}($ target $)=44 \times K_{C} \mathrm{nF}$
Choose the nearest available values for each capacitor.
Estimate the actual average frequency, based on the actual capacitor values chosen:
For High Power Designs ( $\mathrm{P}_{\text {NOM }}>25 \mathrm{~W}$ ):

$$
F_{A C T}=F_{T A R} \times \frac{C_{R 2}(\text { target })+C_{R}(\text { target })}{C_{R 2}(\text { actual })+C_{R}(\text { actual })} \mathrm{kHz}
$$

For Low Power Designs ( $\mathrm{P}_{\text {Nom }} \leq 25 \mathrm{~W}$ ):

$$
F_{A C T}=F_{T A R} \times \frac{C_{R}(\text { target })}{C_{R}(\text { actual })} \mathrm{kHz}
$$

The inductance value $L_{R}$ should be chosen as per the following equation:

$$
L_{R}=1 \times \frac{40}{P_{N O M}} \times \frac{60}{F_{A C T}} \times\left[\frac{V_{I N}}{230}\right]^{2} \mathrm{mH}
$$

## Example

Application requires a single stage charge pump PFC:
$\mathrm{P}_{\text {NOM }}=20 \mathrm{~W}$
$\mathrm{F}_{\mathrm{taR}}=40 \mathrm{kHz}$
$\mathrm{V}_{\mathrm{IN}}=115 \mathrm{~V}$
Calculate capacitor scaling factor:

$$
K_{C}=\frac{P_{N O M}}{40 W} \times \frac{60 k}{F_{T A R}} \times\left[\frac{230 V}{V_{I N}}\right]^{2}=3
$$

Calculate target capacitor values:

$$
C_{R}(\text { target })=22 \times 3=66 \mathrm{nF}
$$

Choose actual capacitor values:

$$
C_{R}(\text { actual })=68 \mathrm{nF}
$$

Estimate actual minimum frequency:

$$
F_{A C T}=F_{T A R} \times \frac{66}{68}=38.8 \mathrm{kHz}
$$

Calculate resonant inductor value:

$$
L_{R}=\frac{40 W}{20 W} \times \frac{40 k}{38.8 k} \times\left[\frac{V_{I N}}{230 V}\right]^{2}=0.51 \mathrm{mH}
$$

## Half-Bridge Block

## Base drive Transformer ( $\mathrm{T}_{\mathrm{BASE}}$ )

RediSem's designs are based on CSOC (Controlled Self-Oscillating Converter) technology. This means that it is like a self-oscillating design where the IC is in control of the frequency which regulates the output. Very importantly, the base drive transformer does not control the frequency of the converter, the IC does. The base drive transformer is only necessary to provide power to the transistors. Changing the number of
turns or core material will not affect driver's operating power, but it will affect transistor temperature and operating performance at extreme temperatures and line/load combinations.

## Core material

Choosing the transformer core material and permeability is important. It is better to have a temperature stable material, so that the driver can operate over a wide temperature range. Many ferrite materials have very low permeability at low temperatures and this can cause the driver to operate badly at these temperatures.
The optimum $A_{L}$ factor for the core is given by the following equation:

$$
A_{L}=\frac{40 W}{P_{\text {OUT }}} \times \frac{60 \mathrm{k}}{F} \times \frac{V_{I N}}{230 V} \mathrm{uH} / \mathrm{t}^{2}
$$

## Transformer inductance

Choosing a base drive transformer core with a high $A_{L}$ (Inductance) will increase losses in the transistors. Lower permeability typically reduces transistor switching losses. As a general rule, make sure that the transistors have a storage time of around 200 ns at minimum mains voltage, full load. If the storage time is longer than this, then decrease the transformer inductance to reduce losses. If it is shorter than this, check that the driver can start up at low temperature, low mains maximum load.

## Turns ratio

RediSem uses a turn ratio of 1:6:6:18 for most designs. 1 turn on the drive winding, 6 turns for each of the transistors and 18 turns for the IC. It is not recommended that the turns ratio is changed from what RediSem recommends until you understand the effect on the transistor switching behavior.

The number of turns on the base windings provides a good tradeoff between saturation voltage (on-state loses) and turn-off losses. The number of turns on the control winding should be chosen to ensure that the peak voltages appearing on the Tx pins and the current through them does not exceed the limits given in the RED2501 datasheet; 18 turns is a good choice, giving peak Tx pin voltages of about 3.5 V at worst case. In lower power designs, such as 25 W , 18turns can be reduced to 12 turns. This has no effect on the rest of the design except to make increase the current in the RED2501's TX pins while reducing the voltage on the pins.

## Winding construction

Winding construction is important as it has a big impact on transistor losses and therefore transistor operating temperature. The best winding technique is to keep a good coupling between the 6:6:18 windings. The single turn does not have to be tightly coupled. It is therefore highly recommended that the three important windings are wound on top of each other. The two 6 t base windings should not be closely coupled, so they should not be wound at the same time.

Start by following the base drive transformer designs from RediSem. These have been optimized to give a good compromise between transistor losses, whilst operating across wide temperature and mains voltage ranges. Figure 16 shows the overlaid winding structure.


Figure 16: Typical Base Drive Transformer

## Procurement

Base drive transformer may be procured fully assembled and tested from Acme Electronics（越丰电子（广州）有限公司）．

## Transistor choice（Q1，Q2）

Transistor choice is important in RediSem＇s LED driver solutions．Transistors in RediSem＇s LED driver design have been optimized to operate at low temperatures in normal running conditions，but are also capable of surviving at $50^{\circ} \mathrm{C}$ at 198VAC and 264VAC．Choosing alternative transistors might compromise the design．

Some design considerations：
－Most transistors will work in our applications，but they might run cooler or warmer depending on switching characteristics．
－Try to choose the correct transistor for the application．Do not oversize it．If a transistor is running hot，do not simply increase the transistor size to make it cooler．Often a larger transistor runs hotter．Choose a transistor so that the ratio of transistor current rating $\mathrm{I}_{\mathrm{C}(\mathrm{MAX})}$ to peak primary current $\mathrm{I}_{\text {PRI（PEAK）}}$ is as per the following equation：

$$
4>\frac{\mathrm{I}_{\mathrm{C}(\mathrm{MAX})}}{\mathrm{I}_{\mathrm{PRI}(\mathrm{PEAK})}}>2
$$

－Short storage time is preferable，as this helps the bridge to commutate when the driver is operating in capacitive mode．The best switching types have hollow or cellular emitter structures．
－Short turn－off Collector current fall－time（ $\mathrm{t}_{\mathrm{F}}$ ）is important．This means low losses and cool transistors．This data is often not detailed on datasheets．
－Please follow our recommendations where possible．We have selected high performing low cost transistors suitable for our applications．

## Base Resistors

The base resistor values affect the transistor storage and fall times．Choose large base resistor values to achieve fast turn－off times．However，make sure that the reflected drive voltage appearing on the Tx pins of the controller IC does not exceed the datasheet limits（4V）．
As a starting point，choose the value for the base resistors from the following equation：

$$
R_{B 1}=R_{B 2}=\frac{40 \mathrm{~W}}{P_{\text {OUT }}} \times \frac{V_{I N}}{230 \mathrm{~V}} \Omega
$$

## Flywheel Diodes

$D_{F 1}$ and $D_{F 2}$ provide a route for the primary magnetizing current to return to the $H T+$ and $H T$－supply rails． The types chosen should be fast turn on and fast recovery to ensure snap－free commutation．（Note that most datasheets do not specify turn－on time）．If these diodes have too slow turn－on，it can cause switching transistors Q1，Q2 to run hot，due to shoot－through current spikes．Good diode types are HS1J available from Taiwan Semi（台湾半导体有限公司）．

## Mid－point capacitor（ $\mathrm{C}_{\text {MID }}$ ）

There is a mid－point capacitor on the half－bridge output which helps to reduce switching losses in the transistors and suppress RF emissions．The capacitor should be rated for 4 x nominal line voltage．As a starting point，use the following equation：

$$
C_{M I D}=680 \times \frac{40 W}{P_{\text {OUT }}} \times \frac{V_{I N}}{230 V} \mathrm{pF}
$$

## Main Transformer

## Transformer Calculations

The desired transformer turns ratios are given by the following equations:
$V_{P R I(M A X)}<\frac{\operatorname{VOUT}(M I N)}{\operatorname{VOUT}(M A X)} \times \frac{V_{I N(M I N)}^{2}}{198 \times \sqrt{2}} \vee$
$\frac{N_{P}}{N_{S}}=\frac{V_{P R I(M A X)}}{V_{\text {OUT }(M A X)}}$

$$
\frac{N_{A}}{N_{S}}>\left(V_{U V D(M A X)}+V_{D I O D E}+2 k \times I_{D D R U N(M A X)}\right) / V_{O U T(M I N)}
$$

## Example

Calculate turns ratio $\mathrm{Np} / \mathrm{Ns}$ :

Application requirements:

$$
\begin{aligned}
& \mathrm{V}_{\text {OUT(MIN) }}=25 \mathrm{~V} \\
& \mathrm{~V}_{\text {OUT(MIN) }}=45 \mathrm{~V} \\
& \mathrm{~V}_{\text {IN(MIN })}=198 \mathrm{VAC} \\
& \mathrm{~V}_{\operatorname{IN}(\mathrm{MAX})}=264 \mathrm{VAC} \\
& V_{P R I(M A X)}<\frac{25}{45} \times \frac{198^{2}}{198 \times \sqrt{2}}=78 \mathrm{~V}
\end{aligned}
$$

So, choose $\mathrm{V}_{\text {PRI(MAX) }}=76 \mathrm{~V}$.
Then

$$
\frac{N_{P}}{N_{S}}=\frac{76}{45}=1.69
$$

## Transformer Structure

The recommended transformer design is shown in the figures below. A screen layer is added between primary winding and secondary winding. The screen winding should be correctly connected to a quiet point of the primary circuit. This arrangement can cancel out most of the common mode noise, minimising conducted RF emissions.


Figure 17: Transformer Schematic


Figure 18: Transformer Winding Arrangement (Vertical Bobbin)

## Screen Winding

The starting point for design of the screen winding is given by the following formula:
$N_{S C R E E N}=\frac{4 \times N_{S E C}}{L_{S E C} \times M_{S E C}}=$ no of screen turns
Where
$N_{S E C}=$ no of secondary turns
$L_{S E C}=$ total no of secondary layers
$M_{S E C}=$ no of secondary windings [1 or 2]

## Example

For the 40 W example design:
Application requirements:
$\mathrm{N}_{\mathrm{SEC}}=19$ turns
$\mathrm{L}_{\mathrm{sec}}=4$ layers
$M_{\text {SEC }}=2$ secondary windings
$N_{\text {SCREEN }}=\frac{4 \times 19}{4 \times 2}=9.5$ turns
So, choose $N_{\text {SCREEN }}=10$ turns

The screen should be wound as flat as possible, covering the whole winding window. Be careful with the winding direction of the screen. Use flat multi-filar (untwisted) wire to avoid introducing too much leakage inductance into the transformer.

## Optimising the Screen Winding

The procedure for optimising the screen winding is essentially an iterative trial and error method. Starting with the transformer screen calculated above, make small adjustments to the screen while measuring the RF emissions, concentrating on the frequency range of $300 \mathrm{k} \sim 5 \mathrm{MHz}$ :

1. Measure the capacitance between the screen winding and both secondary windings using an LCR meter at 10 kHz and call this value $\mathrm{C}_{\text {screen }}$.
2. Measure the peak of the conducted RF emissions.
3. Find a capacitor with value $\cong \mathrm{C}_{\text {screen }} / 4$, you may use 2 pF (five 10 pF in series) and connect this temporarily between the transformer pins of SCREEN and secondary S 2 . Measure the peak of the conducted RF emissions again.
4. A. If the capacitor added across SCREEN to $S 2$ can decrease the peak of the conducted RF emissions, then you should increase Nscreen. If the capacitor increases the peak of the conducted RF emissions, then you should decrease Nscreen.
5. Having decided the best position, try a few different capacitors to find the optimal value and call this $\mathrm{C}_{\text {NULL }}$.
6. Calculate the changes in the number of screen turns required from this equation:
$N_{\text {SCREEN }(N E W)}=N_{\text {SCREEN }(O L D)} \times\left(1 \pm \frac{C_{\text {NULL }}}{c_{\text {SCREEN }}}\right)$
7. Repeat steps 2 through 7 until the screen winding is optimised. This can take two or three attempts to get it right.

## Horizontal and Vertical Transformer bobbin arrangement

The transformer winding arrangement in the previous sections has assumed a vertical bobbin structure, such as an RM or PQ type. If a horizontal bobbin arrangement is to be used, such as an EF or EFD, then a different winding structure is recommended that is easier to manufacture and still gives excellent EMI results.


Figure 19: Transformer Winding Arrangement (Horizontal Bobbin)

## Bulk Capacitor

For a demanding application such as high power factor ( $\mathrm{P}_{\text {OUT }}>25 \mathrm{~W}$ ) and wide output voltage range (50$100 \%$ ), the peak voltage appearing on the bulk capacitor $\mathbf{C H T}^{\text {н }}$ can reach as much as $150 \%$ of peak line voltage under worst case conditions (high line, low load). In this case, it is usually best to use two identical capacitors in series $\left(\mathrm{C}_{\mathrm{HT} 1}, \mathrm{C}_{\mathrm{HT} 2}\right)$ to achieve the necessary voltage rating at low cost.

However, If the power factor target can be reduced (e.g. Pout<25W) or the output range reduced (e.g. 70$100 \%$ ) then the peak HT voltage can be reduced enough to allow a single 450 V capacitor to be used.

## Output Rectification

The output diodes are chosen to have adequate voltage and current rating with low conduction and switching losses.

The value of output capacitance affects the peak output voltage when the output is open-circuited while operating. The minimum output capacitance is therefore given by the following equation:

$$
C_{\text {OUT }}>150 \times \frac{P_{\text {OUT }}}{40 W} \times \frac{\left(V_{S E L V}^{2}-50^{2}\right)}{V_{S E L V}^{2}-V_{O U T(M A X)}^{2}} \mathrm{uF}
$$

## Example

Calculate minimum value of output capacitance:
Application requirements:

> Pout $=20 \mathrm{~W}$
> $\mathrm{~V}_{\text {SELV }}=60 \mathrm{~V}$
> $\mathrm{~V}_{\text {OUT }(\text { MAX })}=40 \mathrm{~V}$
$C_{\text {OUT }}>150 \times \frac{20 \mathrm{~W}}{40 \mathrm{~W}} \times \frac{\left(60^{2}-50^{2}\right)}{60^{2}-40^{2}}=41 \mathrm{uF}$

## Line Input Protection

For overcurrent protection, a conventional fuse is recommended, with adequate current rating and slow rupture characteristics to withstand High Energy Surge tests. Alternatively, a 2R2 fuse resistor may be used, but this will reduce the overall efficiency and increase the internal case temperature.

Additional protection against line Over-Voltage conditions, such as High Energy Surges, is normally not required, as the design already has line filtering directly on the line input. Additionally, the half-bridge topology used here has plenty of voltage headroom on the switching devices (unlike typical flyback designs).

Inrush current limiting is provided by the inherent resistance of the line filter block, in particularly the common-mode choke.

## Surge components

The RED2501 solution uses a half-bridge configuration with 700 V transistors ( $\mathrm{V}_{\mathrm{CES}}$ ). This means that the transistors can survive with a HT bus voltage of 700 V . Passing a 500 V or 1 kV differential surge requirement therefore means keeping the HT bus below 700 V during a surge, or below 650 V to have some margin. The HT capacitor combined with the input impedance (resistance of the fuse-resistor as well as CM and DM chokes) is usually enough to resist the surge, but an MOV can also be added if the input impedance is small.

Be very careful during surge testing and use proper safety precautions.

## EMI Measures

## Line Filtering

Conducted RF Emissions are suppressed by a differential-mode choke, a common-mode choke and two class-X capacitors. Note that if the class-X capacitors are made too large, the Power Factor will be reduced.

## Snubber

A snubber should be fitted on the primary secondary windings to minimise RF emissions. A secondary snubber can improve RF emissions in the range $5-15 \mathrm{MHz}$.

## Y-Capacitor

It should not be necessary to use a class " $Y$ " capacitor if care is taken when designing the transformer. Ensure that the secondary windings are adequately screened from the primary circuit.

## PCB Layout

## Ground Star Point

The CS pin is sensitive to noise injected from surrounding components and tracks. Treat the COM end of $\mathrm{R}_{\mathrm{CS}}$ resistor as the COM star point between the controller block and the power circuit, to avoid noise induced by switching current loops (see Figure 14). Keep the track length from the CS pin to $\mathrm{R}_{\mathrm{CSP}}$ resistor as short as possible. Do not pass the main load current underneath the IC.

Keep the Aux power and Aux sense loops small. The loop from the Aux winding, passing through $D_{\text {aux }}$, $\mathrm{C}_{\mathrm{AUX}}$ and returning to the transformer winding should be short. The GND return from $\mathrm{C}_{\mathrm{AUX}}$ does not have to be connected back to the star point. Likewise the loop containing the Aux winding, passing through $\mathrm{D}_{\mathrm{Aux}}$, $\mathrm{C}_{\text {SEN }}$ and returning to the transformer winding should be short.

## High voltage nodes

Be careful to minimise track lengths of high voltage nodes and keep these well away from the control IC. If using a drum core for the resonant inductor ( $\mathrm{L}_{\mathrm{R}}$ ), note that the hot end (i.e. the end connected to Q1, Q2) can couple noise into the control IC. Also keep the drum core apart from any magnetic EMI components to avoid EMI problems due to unwanted magnetic coupling.

## Sensitive Nodes

Tracking of sensitive circuit nodes, particularly pins VFB, COMP, RC and CS of the controller IC should be protected by a ground plane and distanced well away from hot nodes, such as the switching BJTs and the resonant inductor. These tracks should be kept short, as noted in the example schematic in Figure 14.

Keep $R_{R C 2}$ close to the $I C$, minimising the track length and area of the $R C$ pin.

## $V_{D D}$ decoupling capacitor

Keep the power tracks to the decoupling capacitor $C_{D D}$ very short.

## Troubleshooting

Note: when attaching probes to the board under test, use a large common-mode choke in the line input to avoid getting misleading results and waveforms, and even damaging the circuit under test. Best to use COM (pin 7 of the controller IC) as the scope ground reference point.

## Start-up

## Controller not starting

Check TX1, TX2 pins on IC for drive pulses with peaks $>2 \mathrm{~V}$. If no signal activity here, possible faults include:
$\mathrm{D}_{\text {AUX }}$ damaged, wrong way round
$R_{D D}$ value too low
$\mathrm{C}_{\mathrm{DD}}$ leaky, wrong polarity
IC damaged

## BJTs not commutating

Check the Mid-Point node for large voltage waveforms (Vpkpk > 200V). If absent, possible faults include:
$\mathrm{T}_{\text {BASE }}$ windings incorrect
$\mathrm{R}_{\mathrm{B} 1}, \mathrm{R}_{\mathrm{B} 2}$ damaged
$Q_{1}, Q_{2}$ damaged
CS pin open-circuit
$\mathrm{C}_{\text {MID }}$ too big
Open-circuit fault in primary current loop
IC damaged

## No output

With output disconnected and line input off, measure the output terminals for sign of short-circuit. If none, possible faults include:

Output diodes, capacitor
Secondary windings phasing incorrect

## Turns on, but turns off after a short while (1-5ms)

Check VDD and primary current during start up. If VDD falls to the $\mathrm{V}_{\text {DDSLEEP }}$ level during the start-up, then increase CDD and/or decrease COUT. Possible errors are:
$\mathrm{C}_{\text {DD }}$ too small
Current limit error
$\mathrm{T}_{\text {MAIN }}$ aux winding too few turns
$\mathrm{R}_{\text {Aux }}$ value too large
$\mathrm{C}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{AUX}}, \mathrm{R}_{\mathrm{AUX}}$, or $\mathrm{D}_{\text {AUX }}$ faulty/missing

## Regulation

## Current Limit Error

Value of $\mathrm{R}_{\mathrm{CS}}$
$\mathrm{T}_{\text {MAIN }}$ turns ratio

## Poor Current regulation

Check current waveform for any sharp peak waveforms that occur during an entire mains cycle. Check for excessive noise on the VFB pin by putting a 10 nF capacitor from VFB to GND. Other items to check:
$\mathrm{T}_{\text {MAIN }}$ Saturation
$L_{R}$ saturation
$\mathrm{T}_{\text {MAIN }}$ primary inductance too low
$R_{R C 1}$ or $C_{R C}$ wrong value (frequency limiting)
$\mathrm{T}_{\text {BASE }}$ inductance too low
PFC/boosting fault
Capacitive Mode switching (at minimum line, maximum load)
Noise coupling into VFB or CS pin

## LED Flashes

Check for $\mathrm{T}_{\text {Main }}$ Saturation
Reduce the number of LED's and re-check
Check the voltage on the VFB pin, it should be less than 1.2V under normal operation
Check VDD is above 3 V

## Strange current waveforms

Sometimes it may be possible to see missing commutations, where a regular current waveform suddenly jumps. This is usually caused by interference on one of the IC's sensitive pins. Check to see if the problem reduces when a 10 nF capacitor is fitted between the VFB and GND pins. Also try reducing the size of $\mathrm{R}_{\mathrm{CSP}}$ to 10 R . Add a 1 uF capacitor directly to the VDD and GND pins of the IC.

If these fixes cure the problem, then a proper fix should be found. Move the sensitive nodes away from the "hot" nodes, such as the midpoint switched node. Also make sure that the tracks connecting the Vdd capacitor, RC components and Vfb components are not far away from the IC.

## Hot Transistors

## Conduction Losses

Using a voltage clamped scope probe amplifier (or equivalent) measure the on-state voltage. Check that the on-state voltage of both transistors is $<300 \mathrm{mV}$. If the on-state is higher than this, possible causes include:

Transistor current rating or $h_{\text {FE }}$ too small
Base drive transformer turns ratio too large

## Switching Losses

Check the storage and fall times of both transistors using scope probes to monitor the base-emitter and collector-emitter waveforms. At minimum line voltage and maximum load, the storage time ( $\mathrm{t}_{\text {stor }}$ ) should be roughly 200 ns and the fall time ( $\mathrm{t}_{\mathrm{F}}$ ) should be $<200 \mathrm{~ns}$. If this is not the case, possible causes include:

Transistors too slow
$\mathrm{R}_{\mathrm{B} 1}, \mathrm{R}_{\mathrm{B} 2}$ values too small
$\mathrm{T}_{\text {BASE }}$ inductance too high
$\mathrm{C}_{\text {MID }}$ too small

## Shoot-through

Monitor the collector current of Q1 (or Q2) using a current transformer. The current waveform should appear similar to the waveforms shown in Figure 11. If there are any sharp current spikes in the waveform, please check:

Base Drive transformer windings
Flywheel diodes turn-on too slow
$\mathrm{C}_{\text {MID }}$ wrong side of $\mathrm{T}_{\text {BASE }}$ primary winding
Adding a 10nF ceramic capacitor between base and emitter of Q1 and Q2 can help to supress shootthrough.

## EMI

## Conducted Emissions

50k - 500kHz
Differential-mode:
Increase $\mathrm{C}_{\mathrm{X} 1}, \mathrm{C}_{\mathrm{X} 2}$ and $\mathrm{L}_{\mathrm{DM}}$ (Note: as $\mathrm{C}_{\mathrm{X} 1}$ increase, PF reduces)
Common-mode:
Make sure that the screen direction is correct. Also, adjust screen winding turns
Increase $\mathrm{L}_{\mathrm{CM}}$ or the Y-Capacitor
Check PCB tracking. Make sure that the noisy midpoint node is not close to the secondary or mains input.

## 2 MHz - $\mathbf{3 0 M H z}$

Secondary snubber
$\mathrm{T}_{\text {BASE }}$ PCB tracking

## Radiated Emissions

## 30-100MHz

Check the tracking on around the base drive transformer. Too long wires or too much
Test to see if one of the diodes is causing ringing. Add 100 pF across $\mathrm{D}_{\mathrm{Aux}}$ and 1 nF across the output diodes. If the noise reduces in frequency, then you need to find an appropriate snubber for the
Divide the midpoint capacitor $\mathrm{C}_{\text {MID }}$ into two and place directly across the freewheel diodes DF1 and DF2

## Harmonics Emissions

## Non-compliant at low line, high load

Boost voltage too high
$\mathrm{C}_{\text {Boost }}$ value too small
$\mathrm{C}_{\mathrm{R}}, \mathrm{C}_{\mathrm{R} 2}$ values too large

## Non-compliant at high line, low load

## Boost voltage too low

$\mathrm{C}_{\text {Boost }}$ value too large
$\mathrm{C}_{\mathrm{R}}, \mathrm{C}_{\mathrm{R} 2}$ values too small

## Power Factor

As for Harmonics Emissions above, plus:
$\mathrm{C}_{\mathrm{X} 1}, \mathrm{C}_{\mathrm{X} 2}$ values too large

## Fault Protection

Open-circuit Voltage too high
Voltage control loop unstable
$\mathrm{C}_{\text {SEN }}$ too large
$\mathrm{R}_{\mathrm{FB} 1}, \mathrm{R}_{\mathrm{FB} 2}, \mathrm{C}_{\mathrm{FB}}$ values incorrect

## Commutation unstable

$\mathrm{C}_{\text {MID }}$ too large
$\mathrm{T}_{\text {BASE }}$ inductance too large

## Capacitive Mode Operation

Switching (at minimum line, maximum load)
$\mathrm{L}_{\mathrm{R}}, \mathrm{C}_{\mathrm{R}}, \mathrm{C}_{\mathrm{R} 2}, \mathrm{C}_{\text {Bоовт }}$ values incorrect
$\mathrm{T}_{\text {MAIN }}$ turns ratio too low

## Fault Recovery Time

## Too short

Increase $C_{D D}, R_{R C 1}$ (adjust $C_{R C}$ to keep same clock setting)
Decrease R $\mathrm{RD}_{\mathrm{D}}$

## Too long:

Decrease $C_{D D}, R_{R C 1}$ (adjust $C_{R C}$ to keep same clock setting) Increase RDD

## About RediSem

RediSem designs and supplies semiconductor ICs for energy efficient power management applications. RediSem uniquely combines extensive experience in power electronics with in-depth knowledge of IC design and manufacturing and works with the world's top suppliers and customers. RediSem's unique patented IC and converter technologies deliver maximum efficiency and performance, while reducing overall bill of materials cost through the use of bipolar transistors.

RediSem's range of LED control ICs can be used with RediSem's patented single stage LED control solution to provide very high efficiencies with low EMI - all with a single IC. When combined, these features deliver a low cost, high performance LED driver solution.

RediSem's fluorescent driver controller ICs achieve the advanced performance of MOSFET drivers by using bipolar transistors at a fraction of the BOM cost. RediSem's range of SMPS (Switched Mode Power Supply) control ICs enables low-cost LLC converters with bipolar transistors that deliver very high efficiencies already meeting DoE Level VI regulations, have low standby power and have much lower EMI compared to flyback converters.

All RediSem ICs are supported by comprehensive turn-key application designs enabling rapid time to market. For further information please use our contact details below

## Contact Details

## RediSem Ltd.

301-302 IC Development Centre

No 6 Science Park West Avenue
Hong Kong Science \& Technology Park
Shatin, New Territories
Hong Kong
Tel. $\quad$ +852 26074141
Fax. +852 26074140
Email: info@redisem.com
Web: www.redisem.com

## Disclaimer

The product information provided herein is believed to be accurate and is provided on an "as is" basis. RediSem Ltd assumes no responsibility or liability for the direct or indirect consequences of use of the information in respect of any infringement of patents or other rights of third parties. RediSem Ltd does not grant any licence under its patent or intellectual property rights or the rights of other parties.

Any application circuits described herein are for illustrative purposes only. Specifications are subject to change without notice. In respect of any application of the product described herein RediSem Ltd expressly disclaims all warranties of any kind, whether express or implied, including, but not limited to, the implied warranties of merchantability, fitness for a particular purpose and non-infringement of third party rights. No advice or information, whether oral or written, obtained from RediSem Ltd shall create any warranty of any kind. RediSem Ltd shall not be liable for any direct, indirect, incidental, special, consequential or exemplary damages, howsoever caused including but not limited to, damages for loss of profits, goodwill, use, data or other intangible losses.
The products and circuits described herein are subject to the usage conditions and end application exclusions as outlined in RediSem Ltd Terms and Conditions of Sale.

RediSem Ltd reserves the right to change specifications without notice. To obtain the most current product information available visit www.redisem.com or contact us at the address shown above.

