# **ADVANCE INFORMATION**

## Piccolo Microcontrollers

Check for

Samples: TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062

## 1 TMS320F2806x ( Piccolo™) MCUs

## 1.1 Features

- High-Efficiency 32-Bit CPU (TMS320C28x<sup>™</sup>)
  - 80 MHz (12.5-ns Cycle Time)
  - 16 x 16 and 32 x 32 MAC Operations
  - 16 x 16 Dual MAC
  - Harvard Bus Architecture
  - Atomic Operations
  - Fast Interrupt Response and Processing
  - Unified Memory Programming Model
  - Code-Efficient (in C/C++ and Assembly)
- · Floating-Point Unit
  - Native Single-Precision Floating-Point Operations
- Programmable Control Law Accelerator (CLA)
  - 32-Bit Floating-Point Math Accelerator
  - Executes Code Independently of the Main CPU
- Viterbi, Complex Math, CRC Unit (VCU)
  - Extends C28x<sup>™</sup> Instruction Set to Support Complex Multiply, Viterbi Operations, and Cyclic Redundency Check (CRC)
- Embedded Memory
  - Up to 256KB Flash
  - Up to 100KB RAM
  - 2KB OTP ROM
- 6-Channel DMA
- Low Device and System Cost
  - Single 3.3-V Supply
  - No Power Sequencing Requirement
  - Integrated Power-on Reset and Brown-out Reset
  - Low-Power Operating Modes
  - No Analog Support Pin
- Clocking

M

- Two Internal Zero-pin Oscillators
- On-Chip Crystal Oscillator/External Clock Input
- Dynamic PLL Ratio Changes Supported
- Watchdog Timer Module
- Missing Clock Detection Circuitry

- Peripheral Interrupt Expansion (PIE) Block That Supports All Peripheral Interrupts
- Three 32-Bit CPU Timers
- Advanced Control Peripherals
- Up to 8 Enhanced Pulse Width Modulator (ePWM) Modules
  - 16 PWM Channels Total (8 HRPWM-Capable)
  - Independent 16-Bit Timer in Each Module
- 3 Input Capture (eCAP) Modules
- 4 High-Resolution Input Capture (HRCAP) Modules
- 2 Quadrature Encoder (eQEP) Modules
- 12-Bit ADC, Dual Sample-and-Hold
  - Up to 3 MSPS
  - Up to 16 Channels
- On-Chip Temperature Sensor
- 128-Bit Security Key/Lock
  - Protects Secure Memory Blocks
  - Prevents Firmware Reverse Engineering
- Serial Port Peripherals
  - Up to Two Serial Communications Interface (SCI) [UART] Modules
  - Two Serial Peripheral Interface (SPI) Modules
  - One Inter-Integrated-Circuit (I2C) Bus
  - One Multi-Channel Buffered Serial Port (McBSP) Bus
  - One Enhanced Controller Area Network (eCAN)
- Up to 54 Individually Programmable, Multiplexed GPIO Pins With Input Filtering
- Advanced Emulation Features
  - Analysis and Breakpoint Functions
  - Real-Time Debug via Hardware
- 2806x Packages
  - 80-Pin PFP and 100-Pin PZP PowerPAD™ Low-Profile Quad Flatpacks (LQFPs)
  - 80-Pin PN and 100-Pin PZ LQFPs

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Piccolo, PowerPAD, C28x, TMS320C2000, C2000, Code Composer Studio, XDS510, XDS560, TMS320C28x, TMS320C54x, TMS320C55x are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

www.ti.com


## 1.2 Description

The F2806x Piccolo<sup>™</sup> family of microcontrollers provides the power of the C28x<sup>™</sup> core and Control Law Accelerator (CLA) coupled with highly integrated control peripherals in low pin-count devices. This family is code-compatible with previous C28x-based code, as well as providing a high level of analog integration.

An internal voltage regulator allows for single-rail operation. Enhancements have been made to the HRPWM module to allow for dual-edge control (frequency modulation). Analog comparators with internal 10-bit references have been added and can be routed directly to control the PWM outputs. The ADC converts from 0 to 3.3-V fixed full scale range and supports ratio-metric  $V_{REFHI}/V_{REFLO}$  references. The ADC interface has been optimized for low overhead/latency.



### **Functional Block Diagram** 1.3



Not all peripheral pins are available at the same time due to multiplexing.

Figure 1-1. Functional Block Diagram



## 1.4 System Device Diagram





Figure 1-2. Peripheral Blocks



### www.ti.com

Instruments

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

3	
2	
<u>5</u>	
<u>5</u> 9	Z
	<u>0</u>
2 9 0 2	IATION
0	
2	VEOR
3	П
3 6 7 9	
9	NCE
1	
<u>1</u> 1 2	A
2	2

1	TMS	320F2806x ( Piccolo™) MCUs	<u>1</u>	6.2	Test Load Circuit	<u>60</u>
	1.1	Features	. <u>1</u>	6.3	Device Clock Table	61
	1.2	Description	<u>2</u>	6.4	Clock Requirements and Characteristics	63
	1.3	Functional Block Diagram	<u>3</u>	6.5	Power Sequencing	64
	1.4	System Device Diagram	. <u>4</u>	6.6	Current Consumption	67
2	Revi	sion History	6	6.7	Emulator Connection Without Signal Buffering for	
3	Devi	ce Overview	<u>7</u>		the MCU	
	3.1	Device Characteristics	. <u>7</u>	6.8	Interrupts	<u>70</u>
	3.2	Memory Maps	10	6.9	Control Law Accelerator (CLA) Overview	_
	3.3	Pin Assignments	20	6.10	Analog Block	
	3.4	Signal Descriptions		6.11	Detailed Descriptions	
	3.5	Brief Descriptions		6.12	Serial Peripheral Interface (SPI) Module	93
	3.6	Register Map	_	6.13	Serial Communications Interface (SCI) Module	400
				6.14	Multichannel Buffered Serial Port (McBSP) Module	102
	3.7	Device Emulation Registers	_	0.14	Mullichanner Bunereu Senar Port (MCBSP) Module	105
	3.8	VREG/BOR/POR		6.15	Enhanced Controller Area Network (eCAN) Module	
	3.9	System Control	_			115
	3.10	Low-power Modes Block		6.16	Inter-Integrated Circuit (I2C)	119
4	Devi	ce and Documentation Support	<u>54</u>	6.17	Enhanced Pulse Width Modulator (ePWM) Modules	
	4.1	Getting Started	<u>54</u>		(ePWM1/2/3/4/5/6/7/8)	
	4.2	Development Support	<u>54</u>	6.18	High-Resolution PWM (HRPWM)	
	4.3	Device and Development Support Tool		6.19	Enhanced Capture Module (eCAP1)	<u>130</u>
		Nomenclature	<u>54</u>	6.20	High-Resolution Capture (HRCAP) Module	132
	4.4	Documentation Support	<u>56</u>	6.21	Enhanced Quadrature Encoder Modules (eQEP1/2)	400
	4.5	Community Resources	<u>57</u>		•	133
5	Devi	ce Operating Conditions	<u>58</u>			<u>136</u>
	5.1	Absolute Maximum Ratings	<u>58</u>	6.23	General-Purpose Input/Output (GPIO) MUX	
	5.2	Recommended Operating Conditions	58 _	6.24	3	149
	5.3	Electrical Characteristics	<del>5</del> 7		hanical Packaging and Orderable mation	151
6		oheral and Electrical Specifications		7.1	Thermal Data	
-	6.1	Parameter Information		7.1	Packaging Information	
			_			



SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

### www.ti.com

## 2 Revision History

This data sheet revision history highlights the technical changes made to the SPRS698 device-specific data sheet to make it an SPRS698A revision.

**Scope:** Added 80-pin PN package and 100-pin PZ package.

Added "T" temperature range (-40°C to 105°C).

Added new sections.

## Information/data on the TMS320F2806x devices is now Advance Information.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

LOCATION	ADDITIONS, DELETIONS, AND MODIFICATIONS			
Global	<ul> <li>Added 80-pin PN package</li> <li>Added 100-pin PZ package</li> <li>Added "T" temperature range (-40°C to 105°C)</li> </ul>			
Section 1 TMS320F2806x (Piccolo™) MCUs	<ul> <li>Added Section 1.2, Description</li> <li>Figure 1-1, Functional Block Diagram:         <ul> <li>Removed "32-bit Peripheral Bus"</li> </ul> </li> </ul>			
Section 3 Device Overview	<ul> <li>Table 3-1, Hardware Features: <ul> <li>6-Channel DMA: Added "0" to TYPE column</li> <li>High-resolution capture modules (HRCAP): Added "0" to TYPE column</li> <li>Multi-Channel Buffered Serial Port (McBSP): Added "1" to TYPE column</li> <li>Updated "Temperature options"</li> </ul> </li> <li>Added Section 3.2, Memory Maps</li> <li>Figure 3-8, 80-Pin PN/PFP LQFP (Top View): <ul> <li>Removed SCI-B signals and eQEP2 signals</li> </ul> </li> <li>Table 3-6, Terminal Functions: <ul> <li>Added "SCI-B is only available in the PZ and PZP packages" note to DESCRIPTION of PN/PFP pins# 39, 59, 76, 70, 41, 52, 78, 1</li> </ul> </li> <li>Added "eQEP2 is only available in the PZ and PZP packages" note to DESCRIPTION of PN/PFP pins# 77, 31, 62, 61, 33, 32</li> <li>Added Section 3.5, Brief Descriptions</li> <li>Added Section 3.6, Register Map</li> <li>Added Section 3.7, Device Emulation Registers</li> <li>Added Section 3.9, System Control</li> <li>Added Section 3.10, Low-power Modes Block</li> </ul>			
Section 4 Device and Documentation Support	<ul> <li>Added Section 4.1, Getting Started</li> <li>Section 4.3, Device and Development Support Tool Nomenclature:         <ul> <li>Updated PACKAGE TYPE in Figure 4-1, Device Nomenclature</li> </ul> </li> <li>Added Section 4.4, Documentation Support</li> </ul>			
	Added Section 6, Peripheral and Electrical Specifications			
Section 7 Mechanical Packaging and Orderable Information	Added Section 7.1, Thermal Data			

# ADVANCE INFORMATION



## 3 Device Overview

## 3.1 Device Characteristics

Table 3-1 lists the features of the TMS320F2806x devices.





## **Table 3-1. Hardware Features**

	FEATURE	TYPE <sup>(1)</sup>		069 MHz)		068 MHz)	280 (80 I	)67 (IHz)		066 MHz)		065 MHz)		064 MHz)		063 MHz)		062 MHz)
Package Type			100-Pin PZ/PZP LQFP	80-Pin PN/PFP LQFP														
Instruction cycle	е	-	12.	5 ns	12.5 ns		12.5 ns											
Floating-Point U	Jnit (FPU)		Υ	es	Υ	es	Y	es	Υ	es	Y	es	Υ	es	Y	es	Y	es
Viterbi, Comple	x Math, CRC Unit (VCU)		Υ	es	Υ	es	N	0	N	lo	Y	es	Υ	es	N	10	N	lo
Control Law Ac	celerator (CLA)	0	Υ	es	N	lo	N	0	N	lo	Y	es	N	lo	١	lo	N	lo
6-Channel DMA	4	0	Υ	es	Y	es	Y	es	Y	es	Y	es	Υ	es	Y	es	Y	es
On-chip Flash (	(16-bit word)	-	12	.8K	12	.8K	12	8K	12	8K	6	4K	64	4K	6-	4K	64	4K
On-chip SARAN	M (16-bit word)	-	50	OΚ	50	OK	50	K	34	1K	5	0K	50	OK	34	4K	26	6K
Code security for flash/SARAM/O		-	Υ	es	Y	es	Yes		Y	es								
Boot ROM (32k	( x 16)	_	Υ	es	Y	es	Y	es	Υ	es	Y	es	Υ	es	Y	es	Y	es
One-time progra (16-bit word)	ammable (OTP) ROM	_	1	К	1	К	1	К	1	K	1	K	1	К	1	К	1	К
ePWM outputs		1	19	15	19	15	19	15	19	15	19	15	19	15	19	15	19	15
High-resolution	ePWM Channels	1	8	6	8	6	8	6	8	6	8	6	8	6	8	6	8	6
eCAP inputs		0	;	3	3		3		3	3	3		3		3	3		
High-resolution (HRCAP)	capture modules	0		4		4	4	1		1		4		4		4	4	4
eQEP modules		0	2	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1
Watchdog time	r	-	Y	es	Υ	es	Y	es	Υ	es	Y	es	Y	es	Y	es	Y	es
	MSPS		;	3	;	3	;	3	:	3		3	;	3	:	3	;	3
	Conversion Time		325	5 ns	325	5 ns	325	i ns	325	ns ns	32	5 ns	325	5 ns	325	5 ns	325	5 ns
12-Bit ADC	Channels	3	16	12	16	12	16	12	16	12	16	12	16	12	16	12	16	12
	Temperature Sensor		Υ	es	Y	es	Y	es	Υ	es	Y	es	Υ	es	Υ	es	Y	es
	Dual Sample-and-Hold		Υ	es	Y	es	Y	es	Υ	es	Y	es	Υ	es	Υ	es	Y	es
32-Bit CPU time	ers	-	;	3	;	3	Ç	3	;	3		3	;	3	;	3	;	3
Comparators with Integrated DACs		0	;	3	;	3	Ç	3	;	3		3	3		;	3	;	3
Inter-integrated circuit (I2C)		0		1		1		l		1		1	1			1		1
Multi-Channel Buffered Serial Port (McBSP)		1		1		1		I	1		1		1		1		1	
Enhanced Cont (eCAN)	troller Area Network	0		1		1	,	ı		1		1		1		1	,	1
Serial Periphera	al Interface (SPI)	1		2	:	2	2	2		2		2	:	2		2	- 2	2
Serial Commun	ications Interface (SCI)	0	2	1	2	1	2	1	2	1	2	1	2	1	2	1	2	1

<sup>(1)</sup> A type change represents a major functional feature difference in a peripheral module. Within a peripheral type, there may be minor differences between devices that do not affect the basic functionality of the module. These device-specific differences are listed in the *TMS320x28xx*, *28xxx DSP Peripheral Reference Guide* (literature number <a href="SPRU566">SPRU566</a>) and in the peripheral reference guides.

Instruments

## **Table 3-1. Hardware Features (continued)**

	FEATURE	TYPE <sup>(1)</sup>	280 (80 l	069 MHz)	280 (80 f			067 MHz)	280 (80 f		280 (80 f		280 (80 M			063 MHz)	280 (80 I	062 MHz)
Package Type			100-Pin PZ/PZP LQFP	80-Pin PN/PFP LQFP														
2-pin Oscillator			,	ı		1		1			,	1	1			1		1
0-pin Oscillator			2	2	2	2		2	2	2	2	2	2	2	2	2	:	2
I/O pins	GPIO	-	54	40	54	40	54	40	54	40	54	40	54	40	54	40	54	40
(shared)	AIO	-	6		6			6	(	3	(	6	6	3	(	6	(	6
External interrup	ots	-	3	3	;	3		3	;	3	3	3	3	3	;	3	;	3
Supply voltage	(nominal)	-	3.3	3 V	3.3	3 V	3.3	3 V	3.3	S V	3.3	3 V	3.3	V	3.3	3 V	3.3	3 V
	T: -40°C to 105°C	-	PZ	PN														
Temperature options	S: -40°C to 125°C	_	PZP	PFP														
οριίστιο	Q: -40°C to 125°C <sup>(1)</sup>	-	PZP	PFP														
Product status <sup>(2</sup>	2)	-	TN	ΛX	TN	ЛX	TI	ИX	TN	1X	TN	ЛX	TN	1X	TN	ЛX	TM	ИX

<sup>(1) &</sup>quot;Q" refers to Q100 qualification for automotive applications.

<sup>(2)</sup> See Section 4.3, Device and Development Support Tool Nomenclature, for descriptions of device stages. The "TMX" product status denotes an experimental device that is not necessarily representative of the final device's electrical specifications.

TEXAS INSTRUMENTS

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

www.ti.com

## 3.2 Memory Maps

In Figure 3-1 through Figure 3-7, the following apply:

- · Memory blocks are not to scale.
- Peripheral Frame 0, Peripheral Frame 1, Peripheral Frame 2, and Peripheral Frame 3 memory maps are restricted to data memory only. A user program cannot access these memory maps in program space.
- Protected means the order of Write-followed-by-Read operations is preserved rather than the pipeline order.
- Certain memory ranges are EALLOW protected against spurious writes after configuration.
- Locations 0x3D 7C80–0x3D 7CC0 contain the internal oscillator and ADC calibration routines. These
  locations are not programmable by the user.

**INSTRUMENTS** 

	Data Space	Prog Space					
0x00 0000	M0 Vector RAM (E	nabled if VMAP = 0)					
0x00 0040	M0 SARAM (1K x 16, 0-Wait)						
0x00 0400	M1 SARAM (1	K x 16, 0-Wait)					
0x00 0800	Peripheral Frame 0						
0x00 0D00	PIE Vector - RAM (256 x 16) (Enabled if VMAP = 1, ENPIE = 1)						
0x00 0E00	Peripheral Frame 0	Reserved					
0x00 1400	CLA Registers						
0x00 1480	CLA-to-CPU Message RAM						
0x00 1500	CPU-to-CLA Message RAM						
0x00 1580	Reserved						
0x00 2000	Rese	erved					
0x00 5000	Peripheral Frame 3 (4K x 16, Protected) DMA-Accessible						
0x00 6000	Peripheral Frame 1 (4K x 16, Protected)	Reserved					
0x00 7000	Peripheral Frame 2 (4K x 16, Protected)						
0x00 8000		MM (2K x 16) ECSL, CLA Data RAM2)					
0x00 8800	L1 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL, CLA Data RAM 0)						
0x00 8C00	L2 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL, CLA Data RAM 1)						
0x00 9000		AM (4K x 16) CSL, CLA Program RAM)					
0x00 A000		// (8K x 16) + ECSL, Dual Mapped)					
0x00 C000		AM (8K x 16) ИА RAM 0)					
0x00 E000		MM (8K x 16) MA RAM 1)					
0x01 0000		MM (8K x 16) MA RAM 2)					
0x01 2000		MM (8K x 16) MA RAM 3)					
0x01 4000	Rese	erved					
0x3D 7800	User OTP (1K x 16, \$	Secure Zone + ECSL)					
0x3D 7BFA	Rese	erved					
0x3D 7C80	Calibrat	ion Data					
0x3D 7CC0	Get_mod	e function					
0x3D 7CD0	Reserved						
0x3D 7E80	PAF	RTID					
	Calibrat	ion Data					
0x3D 7EB0	Rese	erved					
0x3D 8000		ASH , Secure Zone + ECSL)					
0x3F 7FF8	128-Bit Password						
0x3F 8000		K x 16, 0-Wait)					
0x3F FFC0							
	760101 (32 V601015, I	-nazioa ii viiint - I)					

Figure 3-1. 28069 Memory Map



_							
	Data Space	Prog Space					
0x00 0000	M0 Vector RAM (Enabled if VMAP = 0)						
0x00 0040	M0 SARAM (1K x 16, 0-Wait)						
0x00 0400	M1 SARAM (1K x 16, 0-Wait)						
0x00 0800	Peripheral Frame 0						
0x00 0D00	PIE Vector - RAM (256 x 16) (Enabled if VMAP = 1, ENPIE = 1)	Reserved					
0x00 0E00	Peripheral Frame 0						
0x00 1400	Rese	erved					
0x00 5000	Peripheral Frame 3 (4K x 16, Protected) DMA-Accessible						
0x00 6000	Peripheral Frame 1 (4K x 16, Protected)	Reserved					
0x00 7000	Peripheral Frame 2 (4K x 16, Protected)						
0x00 8000		AM (2K x 16) e Zone + ECSL)					
0x00 8800	L1 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 8C00	L2 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 9000	L3 DPSARAM (4K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 A000	L4 SARAM (8K x 16) (0-Wait, Secure Zone + ECSL, Dual Mapped)						
0x00 C000		AM (8K x 16) MA RAM 0)					
0x00 E000		AM (8K x 16) MA RAM 1)					
0x01 0000	L7 DPSARAM (8K x 16) (0-Wait, DMA RAM 2)						
0x01 2000	L8 DPSARAM (8K x 16) (0-Wait, DMA RAM 3)						
0x01 4000	Reserved						
0x3D 7800	User OTP (1K x 16, S	Secure Zone + ECSL)					
0x3D 7BFA 0x3D 7C80		erved					
0x3D 7CC0		ion Data e function					
0x3D 7CD0	_						
0x3D 7E80		RTID					
		ion Data					
0x3D 7EB0	Rese	erved					
0x3D 8000		ASH , Secure Zone + ECSL)					
0x3F 7FF8	128-Bit Password						
0x3F 8000	Boot ROM (32	K x 16, 0-Wait)					
0x3F FFC0	Vector (32 Vectors, I	Enabled if VMAP = 1)					

Figure 3-2. 28068/28067 Memory Map

RUMENTS




Figure 3-3. 28066 Memory Map

Vector (32 Vectors, Enabled if VMAP = 1)

0x3F FFC0



	Data Space	Prog Space						
0x00 0000	M0 Vector RAM (En	nabled if VMAP = 0)						
0x00 0040	M0 SARAM (1	M0 SARAM (1K x 16, 0-Wait)						
0x00 0400	M1 SARAM (1K x 16, 0-Wait)							
0x00 0800	Peripheral Frame 0							
0x00 0D00	PIE Vector - RAM (256 x 16) (Enabled if VMAP = 1, ENPIE = 1)	Booked						
0x00 0E00	Peripheral Frame 0	Reserved						
0x00 1400	CLA Registers							
0x00 1480	CLA-to-CPU Message RAM							
0x00 1500	CPU-to-CLA Message RAM							
0x00 1580	Reserved							
0x00 2000	Rese	erved						
0x00 5000	Peripheral Frame 3 (4K x 16, Protected) DMA-Accessible							
0x00 6000	Peripheral Frame 1 (4K x 16, Protected)	Reserved						
0x00 7000	Peripheral Frame 2 (4K x 16, Protected)							
0x00 8000	L0 DPSARAM (2K x 16) (0-Wait, Secure Zone + ECSL, CLA Data RAM2)							
0x00 8800	L1 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL, CLA Data RAM 0)							
0x00 8C00	L2 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL, CLA Data RAM 1)							
0x00 9000	L3 DPSARAM (4K x 16) (0-Wait, Secure Zone + ECSL, CLA Program RAM)							
0x00 A000		// (8K x 16) + ECSL, Dual Mapped)						
0x00 C000		NM (8K x 16) MA RAM 0)						
0x00 E000		NM (8K x 16) MA RAM 1)						
0x01 0000		AM (8K x 16) ИА RAM 2)						
0x01 2000		AM (8K x 16) WA RAM 3)						
0x01 4000		erved						
0x3D 7800 0x3D 7BFA	•	Secure Zone + ECSL)						
0x3D 7BFA 0x3D 7C80	Rese	erved						
	Calibrat	ion Data						
0x3D 7CC0 0x3D 7CD0	-	e function						
	Rese	erved						
0x3D 7E80	PAF	RTID						
	Calibrat	ion Data						
0x3D 7EB0	Rese	erved						
0x3E 8000		ASH Secure Zone + ECSL)						
0x3F 7FF8	-	Password						
0x3F 8000		K x 16, 0-Wait)						
0x3F FFC0								
	1222 (22 20010)	• • • • • • • • • • • • • • • • • • • •						

Figure 3-4. 28065 Memory Map

RUMENTS




Figure 3-5. 28064 Memory Map



	Data Space	Prog Space					
0x00 0000	M0 Vector RAM (Er	nabled if VMAP = 0)					
0x00 0040	M0 SARAM (1K x 16, 0-Wait)						
0x00 0400	M1 SARAM (1K x 16, 0-Wait)						
0x00 0800	Peripheral Frame 0						
0x00 0D00	PIE Vector - RAM (256 x 16) (Enabled if VMAP = 1, ENPIE = 1)	Reserved					
0x00 0E00	Peripheral Frame 0						
0x00 1400	Rese	erved					
0x00 5000	Peripheral Frame 3 (4K x 16, Protected) DMA-Accessible						
0x00 6000	Peripheral Frame 1						
	(4K x 16, Protected)	Reserved					
0x00 7000	Peripheral Frame 2 (4K x 16, Protected)						
0x00 8000	L0 DPSARAM (2K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 8800	L1 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 8C00	L2 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 9000	L3 DPSARAM (4K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 A000		// (8K x 16) + ECSL, Dual Mapped)					
0x00 C000	L5 DPSARA (0-Wait, DI	M (8K x 16) MA RAM 0)					
0x00 E000		M (8K x 16) MA RAM 1)					
0x01 0000	Rese	erved					
0x3D 7800	User OTP (1K x 16, 5	Secure Zone + ECSL)					
0x3D 7BFA	Rese	erved					
0x3D 7C80 0x3D 7CC0	Calibrat	ion Data					
0x3D 7CD0	_	e function erved					
0x3D 7E80		RTID					
	Calibrat	ion Data					
0x3D 7EB0	Rese	erved					
0x3E 8000		ASH Secure Zone + ECSL)					
0x3F 7FF8	128-Bit F	assword assword					
0x3F 8000	Boot ROM (32	K x 16, 0-Wait)					
0x3F FFC0	Vector (32 Vectors, I	Enabled if VMAP = 1)					

Figure 3-6. 28063 Memory Map



	Data Space	Prog Space					
0x00 0000	M0 Vector RAM (Enabled if VMAP = 0)						
0x00 0040	M0 SARAM (1K x 16, 0-Wait)						
0x00 0400	M1 SARAM (1K x 16, 0-Wait)						
0x00 0800	Peripheral Frame 0						
0x00 0D00	PIE Vector - RAM (256 x 16) (Enabled if VMAP = 1, ENPIE = 1)	Reserved					
0x00 0E00	Peripheral Frame 0						
0x00 1400	Rese	erved					
0x00 5000	Peripheral Frame 3 (4K x 16, Protected) DMA-Accessible						
0x00 6000	Peripheral Frame 1 (4K x 16, Protected)	Reserved					
0x00 7000	Peripheral Frame 2 (4K x 16, Protected)						
0x00 8000	L0 DPSARAM (2K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 8800	L1 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 8C00	L2 DPSARAM (1K x 16) (0-Wait, Secure Zone + ECSL)						
0x00 9000		AM (4K x 16) e Zone + ECSL)					
0x00 A000		// (8K x 16) + ECSL, Dual Mapped)					
0x00 C000		AM (8K x 16) MA RAM 0)					
0x00 E000	Rese	erved					
0x3D 7800	User OTP (1K x 16, S	Secure Zone + ECSL)					
0x3D 7BFA	Rese	erved					
0x3D 7C80	Calibrat	ion Data					
0x3D 7CC0	Get_mode	e function					
0x3D 7CD0	Rese	erved					
0x3D 7E80	PAF	RTID					
	Calibrat	ion Data					
0x3D 7EB0	Rese	erved					
0x3E 8000		ASH Secure Zone + ECSL)					
0x3F 7FF8	128-Bit Password						
0x3F 8000	Boot ROM (32	K x 16, 0-Wait)					
0x3F FFC0	Vector (32 Vectors, I	Enabled if VMAP = 1)					

Figure 3-7. 28062 Memory Map



## Table 3-2. Addresses of Flash Sectors in F28069/28068/28067/28066

ADDRESS RANGE	PROGRAM AND DATA SPACE
0x3D 8000 – 0x3D BFFF	Sector H (16K x 16)
0x3D C000 – 0x3D FFFF	Sector G (16K x 16)
0x3E 0000 – 0x3E 3FFF	Sector F (16K x 16)
0x3E 4000 – 0x3E 7FFF	Sector E (16K x 16)
0x3E 8000 – 0x3E BFFF	Sector D (16K x 16)
0x3E C000 – 0x3E FFFF	Sector C (16K x 16)
0x3F 0000 – 0x3F 3FFF	Sector B (16K x 16)
0x3F 4000 – 0x3F 7F7F	Sector A (16K x 16)
0x3F 7F80 – 0x3F 7FF5	Program to 0x0000 when using the Code Security Module
0x3F 7FF6 – 0x3F 7FF7	Boot-to-Flash Entry Point (program branch instruction here)
0x3F 7FF8 – 0x3F 7FFF	Security Password (128-Bit) (Do not program to all zeros)

Table 3-3. Addresses of Flash Sectors in F28065/28064/28063/28062

ADDRESS RANGE	PROGRAM AND DATA SPACE
0x3E 8000 – 0x3E 9FFF	Sector H (8K x 16)
0x3E A000 – 0x3E BFFF	Sector G (8K x 16)
0x3E C000 – 0x3E DFFF	Sector F (8K x 16)
0x3E E000 – 0x3E FFFF	Sector E (8K x 16)
0x3F 0000 – 0x3F 1FFF	Sector D (8K x 16)
0x3F 2000 – 0x3F 3FFF	Sector C (8K x 16)
0x3F 4000 – 0x3F 5FFF	Sector B (8K x 16)
0x3F 6000 – 0x3F 7F7F	Sector A (8K x 16)
0x3F 7F80 – 0x3F 7FF5	Program to 0x0000 when using the Code Security Module
0x3F 7FF6 – 0x3F 7FF7	Boot-to-Flash Entry Point (program branch instruction here)
0x3F 7FF8 – 0x3F 7FFF	Security Password (128-Bit) (Do not program to all zeros)

## **NOTE**

- When the code-security passwords are programmed, all addresses between 0x3F 7F80 and 0x3F 7FF5 cannot be used as program code or data. These locations must be programmed to 0x0000.
- If the code security feature is not used, addresses 0x3F 7F80 through 0x3F 7FEF may be used for code or data. Addresses 0x3F 7FF0 – 0x3F 7FF5 are reserved for data and should not contain program code.

Table 3-4 shows how to handle these memory locations.



## Table 3-4. Impact of Using the Code Security Module

ADDRESS	FLASH		
ADDRESS	CODE SECURITY ENABLED	CODE SECURITY DISABLED	
0x3F 7F80 – 0x3F 7FEF	F:11:44 00000	Application code and data	
0x3F 7FF0 - 0x3F 7FF5	Fill with 0x0000	Reserved for data only	

Peripheral Frame 1 and Peripheral Frame 2 are grouped together to enable these blocks to be write/read peripheral block protected. The protected mode makes sure that all accesses to these blocks happen as written. Because of the pipeline, a write immediately followed by a read to different memory locations, will appear in reverse order on the memory bus of the CPU. This can cause problems in certain peripheral applications where the user expected the write to occur first (as written). The CPU supports a block protection mode where a region of memory can be protected so that operations occur as written (the penalty is extra cycles are added to align the operations). This mode is programmable and by default, it protects the selected zones.

The wait-states for the various spaces in the memory map area are listed in Table 3-5.


## Table 3-5. Wait-States

AREA	WAIT-STATES (CPU)	COMMENTS		
M0 and M1 SARAMs	0-wait	Fixed		
Peripheral Frame 0	0-wait			
Peripheral Frame 1	0-wait (writes)	Cycles can be extended by peripheral generated ready.		
	2-wait (reads)	Back-to-back write operations to Peripheral Frame 1 registers will incur a 1-cycle stall (1-cycle delay).		
Peripheral Frame 2	0-wait (writes)	Fixed. Cycles cannot be extended by the peripheral.		
	2-wait (reads)			
Peripheral Frame 3	0-wait (writes)	Assumes no conflict between CPU and CLA/DMA cycles. The wait states can be extended by peripherals generated ready.		
	2-wait (reads)			
L0 SARAM	0-wait data and program	Assumes no CPU conflicts		
L1 SARAM	0-wait data and program	Assumes no CPU conflicts		
L2 SARAM	0-wait data and program	Assumes no CPU conflicts		
L3 SARAM	0-wait data and program	Assumes no CPU conflicts		
OTP	Programmable	Programmed via the Flash registers.		
	1-wait minimum	1-wait is minimum number of wait states allowed.		
FLASH	Programmable	Programmed via the Flash registers.		
	0-wait Paged min			
	1-wait Random min Random ≥ Paged			
FLASH Password	16-wait fixed	Wait states of password locations are fixed.		
Boot-ROM	0-wait			



## 3.3 Pin Assignments

Figure 3-8 shows the 80-pin PN/PFP Low-Profile Quad Flatpack (LQFP) pin assignments. Figure 3-9 shows the 100-pin PZ/PZP Low-Profile Quad Flatpack (LQFP) pin assignments.



A. Pin 19: V<sub>REFHI</sub> and ADCINA0 share the same pin on the 80-pin PN/PFP device and their use is mutually exclusive to

Pin 21: V<sub>REFLO</sub> is always connected to V<sub>SSA</sub> on the 80-pin PN/PFP device.

Figure 3-8. 80-Pin PN/PFP LQFP (Top View)

NSTRUMENTS




Figure 3-9. 100-Pin PZ/PZP LQFP (Top View)



## 3.4 Signal Descriptions

Table 3-6 describes the signals. With the exception of the JTAG pins, the GPIO function is the default at reset, unless otherwise mentioned. The peripheral signals that are listed under them are alternate functions. Some peripheral functions may not be available in all devices. See Table 3-1 for details. Inputs are not 5-V tolerant. All GPIO pins are I/O/Z and have an internal pullup, which can be selectively enabled/disabled on a per-pin basis. This feature only applies to the GPIO pins. The pullups on the PWM pins are not enabled at reset. The pullups on other GPIO pins are enabled upon reset. The AIO pins do not have an internal pullup.

**NOTE:** When the on-chip VREG is used, the GPIO19, GPIO34, GPIO35, GPIO36, GPIO37, and GPIO38 pins could glitch during power up. If this is unacceptable in an application, 1.8 V could be supplied externally. There is no power-sequencing requirement when using an external 1.8-V supply. However, if the 3.3-V transistors in the level-shifting output buffers of the I/O pins are powered prior to the 1.9-V transistors, it is possible for the output buffers to turn on, causing a glitch to occur on the pin during power up. To avoid this behavior, power the  $V_{DD}$  pins prior to or simultaneously with the  $V_{DDIO}$  pins, ensuring that the  $V_{DD}$  pins have reached 0.7 V before the  $V_{DDIO}$  pins reach 0.7 V.

Table 3-6. Terminal Functions<sup>(1)</sup>

Т	TERMINAL					
NAME	PZ/PZP PIN #			DESCRIPTION		
	·			JTAG		
TRST	12	10	I	JTAG test reset with internal pulldown. $\overline{TRST}$ , when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. <b>NOTE:</b> $\overline{TRST}$ is an active-high test pin and must be maintained low at all times during normal device operation. An external pull-down resistor is required on this pin. The value of this resistor should be based on drive strength of the debugger pods applicable to the design. A 2.2-k $\Omega$ resistor generally offers adequate protection. Since this is application-specific, it is recommended that each target board be validated for proper operation of the debugger and the application. ( $\downarrow$ )		
TCK	See G	PIO38	I	See GPIO38. JTAG test clock with internal pullup. (↑)		
TMS	MS See GPIO36		I	See GPIO36. JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK. (↑)		
TDI	See GPIO35		See GPIO35		1	See GPIO35. JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK. (†)
TDO	See GPIO37		O/Z	See GPIO37. JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. (8-mA drive)		
				FLASH		
$V_{DD3VFL}$	46	37	37 3.3-V Flash Core Power Pin. This pin should be connected to 3.3 V at all times.			
TEST2	45	36	36 I/O Test Pin. Reserved for TI. Must be left unconnected.			

<sup>(1)</sup> I = Input, O = Output, Z = High Impedance, OD = Open Drain, ↑ = Pullup, ↓ = Pulldown



TERMINAL								
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION				
				CLOCK				
XCLKOUT	See GPIO18		O/Z	See GPIO18. Output clock derived from SYSCLKOUT. XCLKOUT is either the same frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT = SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to propogate to the pin.				
XCLKIN	See GPIO19 and GPIO38		I	See GPIO19 and GPIO38. External oscillator input. Pin source for the clock is controlled by the XCLKINSEL bit in the XCLK register, GPIO38 is the default selection. This pin feeds a clock from an external 3.3-V oscillator. In this case, the X1 pin, if available, must be tied to GND and the on-chip crystal oscillator must be disabled via bit 14 in the CLKCTL register. If a crystal/resonator is used, the XCLKIN path must be disabled by bit 13 in the CLKCTL register.  NOTE: Designs that use the GPIO38/XCLKIN/TCK pin to supply an external clock for normal device operation may need to incorporate some hooks to disable this path during debug using the JTAG connector. This is to prevent contention with the TCK signal, which is active during JTAG debug sessions. The zero-pin internal oscillators may be used during this time to clock the device.				
X1	60	60 48		On-chip crystal-oscillator input. To use this oscillator, a quartz crystal or a ceramic resonator must be connected across X1 and X2. In this case, the XCLKIN path must be disabled by bit 13 in the CLKCTL register. If this pin is not used, it must be tied to GND.				
X2	59	47	0	On-chip crystal-oscillator output. A quartz crystal or a ceramic resonator must be connected across X1 and X2. If X2 is not used, it must be left unconnected.				
RESET								
XRS	11	11 9		Device Reset (in) and Watchdog Reset (out). Piccolo devices have a built-in power-on-reset (POR) and brown-out-reset (BOR) circuitry. As such, no external circuitry is needed to generate a reset pulse. During a power-on or brown-out condition, this pin is driven low by the device. See Section 5.3, Electrical Characteristics, for thresholds of the POR/BOR block. This pin is also driven low by the MCU when a watchdog reset occurs. During watchdog reset, the XRS pin is driven low for the watchdog reset duration of 512 OSCCLK cycles. If need be, an external circuitry may also drive this pin to assert a device reset. In this case, it is recommended that this pin be driven by an open-drain device. An R-C circuit must be connected to this pin for noise immunity reasons. Regardless of the source, a device reset causes the device to terminate execution. The program counter points to the address contained at the location 0x3FFFC0. When reset is deactivated, execution begins at the location designated by the program counter. The output buffer of this pin is an open-drain with an internal pullup.				
		<del>,</del>		ADC, COMPARATOR, ANALOG I/O				
ADCINA7	16	-	I	ADC Group A, Channel 7 input				
ADCINA6	17	14	I	ADC Group A, Channel 6 input				
СОМРЗА			I	Comparator Input 3A				
AIO6			I/O	Digital AIO 6				
ADCINA5	18	15	1	ADC Group A, Channel 5 input				
ADCINA4	19 16		I	ADC Group A, Channel 4 input				
COMP2A			1	Comparator Input 2A				
AIO4			I/O	Digital AIO 4				
ADCINA3	20	_	<u> </u>	ADC Group A, Channel 3 input				
ADCINA2	21	21 17		ADC Group A, Channel 2 input				
COMP1A			I	Comparator Input 1A				
AIO2	25	40	I/O	Digital AIO 2				
ADCINA1 ADCINA0	22 18 23 19		l I	ADC Group A, Channel 1 input  ADC Group A, Channel 0 input.  NOTE: V <sub>REFHI</sub> and ADCINA0 share the same pin on the 80-pin PN/PFP device and their use is mutually exclusive to one another.				



TERMINAL					
PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION		
24	19		ADC External Reference – only used when in ADC external reference mode. See Section 6.10.1, Analog-to-Digital Converter (ADC).  NOTE: V <sub>REFHI</sub> and ADCINA0 share the same pin on the 80-pin PN/PFP device and their use is mutually exclusive to one another.		
35	-	I	ADC Group B, Channel 7 input		
34	27	I	ADC Group B, Channel 6 input		
		I	Comparator Input 3B		
		I/O	Digital AIO 14		
33	26	ı	ADC Group B, Channel 5 input		
32	25	I	ADC Group B, Channel 4 input		
		I	Comparator Input 2B		
		I/O	Digital AIO12		
31	-	I	ADC Group B, Channel 3 input		
30	24	I	ADC Group B, Channel 2 input		
		I	Comparator Input 1B		
		I/O	Digital AIO 10		
29	23	I	ADC Group B, Channel 1 input		
28	22	I	ADC Group B, Channel 0 input		
27	21		NOTE: V <sub>REFLO</sub> is always connected to V <sub>SSA</sub> on the 80-pin PN/PFP device.		
			CPU AND I/O POWER		
25	20		Analog Power Pin. Tie with a 2.2-µF capacitor (typical) close to the pin.		
26	21		Analog Ground Pin. <b>NOTE</b> : $V_{\text{REFLO}}$ is always connected to $V_{\text{SSA}}$ on the 80-pin PN/PFP device.		
3	2				
14	12		CPU and Logic Digital Power Pins – no supply source needed when using internal		
37	29		VREG. Tie with 1.2 μF (minimum) ceramic capacitor (10% tolerance) to ground when		
63	51		using internal VREG. Higher value capacitors may be used, but could impact		
81	65		supply-rail ramp-up time.		
91	72				
5	4				
13	11				
38	30		Digital I/O and Flook Power Dig. Cingle Cumply source when VPFC is enabled		
61	49		Digital I/O and Flash Power Pin – Single Supply source when VREG is enabled.		
79	63		1		
93	74				
4	3				
15	13				
36	28				
47	38		Digital Ground Pins		
62	50				
80	64				
92	73				
	PZ/PZP PIN #  24  35 34  33 32  31 30  29 28 27  25 26 3 14 37 63 81 91 5 13 38 61 79 93 4 15 36 47 62 80	PZ/PZP PIN #         PN/PFP PIN #           24         19           35         -           34         27           33         26           32         25           31         -           30         24           29         23           28         22           27         21           25         20           26         21           3         2           14         12           37         29           63         51           81         65           91         72           5         4           13         11           38         30           61         49           79         63           93         74           4         3           15         13           36         28           47         38           62         50           80         64	PZ/PZP PIN #         PN/PFP PIN #           24         19           35         -           34         27           1         1/O           33         26           32         25           1         1/O           31         -           30         24           1         1/O           29         23           28         22           27         21           25         20           26         21           3         2           14         12           37         29           63         51           81         65           91         72           5         4           13         11           38         30           61         49           79         63           93         74           4         3           15         13           36         28           47         38           62         50           80         64		



TE	RMINAL				
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
	1		VOL	TAGE REGULATOR CONTROL SIGNAL	
VREGENZ	90	71	I	Internal VREG Enable/Disable – pull low to enable VREG, pull high to disable VREG.	
	*	-	(	GPIO AND PERIPHERAL SIGNALS <sup>(1)</sup>	
GPIO0	87	69	I/O/Z	General-purpose input/output 0	
EPWM1A			0	Enhanced PWM1 Output A and HRPWM channel	
GPIO1	86	68	I/O/Z	General-purpose input/output 1	
EPWM1B			0	Enhanced PWM1 Output B	
COMP1OUT			0	Direct output of Comparator 1	
GPIO2	84	67	I/O/Z	General-purpose input/output 2	
EPWM2A			О	Enhanced PWM2 Output A and HRPWM channel	
GPIO3	83	66	I/O/Z	General-purpose input/output 3	
EPWM2B			Ο	Enhanced PWM2 Output B	
SPISOMIA			I/O	SPI-A slave out, master in	
COMP2OUT			Ο	Direct output of Comparator 2	
GPIO4	9	7	I/O/Z	General-purpose input/output 4	
EPWM3A			0	Enhanced PWM3 output A and HRPWM channel	
GPIO5	10	8	I/O/Z	General-purpose input/output 5	
EPWM3B			0	Enhanced PWM3 output B	
SPISIMOA			I/O	SPI-A slave in, master out	
ECAP1			I/O	Enhanced Capture input/output 1	
GPIO6	58	46	I/O/Z	General-purpose input/output 6	
EPWM4A			0	Enhanced PWM4 output A and HRPWM channel	
EPWMSYNCI			I	External ePWM sync pulse input	
EPWMSYNCO			0	External ePWM sync pulse output	
GPI07	57	45	I/O/Z	General-purpose input/output 7	
EPWM4B			0	Enhanced PWM4 output B	
SCIRXDA			I	SCI-A receive data	
ECAP2			I/O	Enhanced Capture input/output 2	
GPIO8	54	43	I/O/Z	General-purpose input/output 8	
EPWM5A			0	Enhanced PWM5 output A and HRPWM channel	
Reserved			_	Reserved	
ADCSOCAO			0	ADC start-of-conversion A	

<sup>(1)</sup> The GPIO function (shown in bold italics) is the default at reset. The peripheral signals that are listed under them are alternate functions. For JTAG pins that have the GPIO functionality multiplexed, the input path to the GPIO block is always valid. The output path from the GPIO block and the path to the JTAG block from a pin is enabled/disabled based on the condition of the TRST signal. See the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18).



TERMINAL					
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
GPIO9	49	39	I/O/Z	General-purpose input/output 9	
EPWM5B			0	Enhanced PWM5 output B	
SCITXDB			0	SCI-B transmit data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
ECAP3			I/O	Enhanced Capture input/output 3	
GPIO10	74	60	I/O/Z	General-purpose input/output 10	
EPWM6A			0	Enhanced PWM6 output A and HRPWM channel	
Reserved			_	Reserved	
ADCSOCBO			0	ADC start-of-conversion B	
GPIO11	73	59	I/O/Z	General-purpose input/output 11	
EPWM6B			0	Enhanced PWM6 output B	
SCIRXDB			I	SCI-B receive data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
ECAP1			I/O	Enhanced Capture input/output 1	
GPIO12	44	35	I/O/Z	General-purpose input/output 12	
TZ1			1	Trip Zone input 1	
SCITXDA			0	SCI-A transmit data	
SPISIMOB			I/O	SPI-B slave in, master out	
GPIO13	95	75	I/O/Z	General-purpose input/output 13	
TZ2			1	Trip Zone input 2	
Reserved			_	Reserved	
SPISOMIB			I/O	SPI-B slave out, master in	
GPIO14	96	76	I/O/Z	General-purpose input/output 14	
TZ3			1	Trip zone input 3	
SCITXDB			0	SCI-B transmit data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
SPICLKB			I/O	SPI-B clock input/output	
GPIO15	88	70	I/O/Z	General-purpose input/output 15	
ECAP2			I/O	Enhanced Capture input/output 2	
SCIRXDB			I	SCI-B receive data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
SPISTEB			I/O	SPI-B slave transmit enable input/output	
GPIO16	55	44	I/O/Z	General-purpose input/output 16	
SPISIMOA			I/O	SPI-A slave in, master out	
Reserved			_	Reserved	
TZ2			1	Trip Zone input 2	
GPIO17	52	42	I/O/Z	General-purpose input/output 17	
SPISOMIA			I/O	SPI-A slave out, master in	
Reserved			_	Reserved	
TZ3			1	Trip zone input 3	



TE	RMINAL				
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
GPIO18	51	41	I/O/Z	General-purpose input/output 18	
SPICLKA			I/O	SPI-A clock input/output	
SCITXDB			0	SCI-B transmit data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
XCLKOUT			O/Z	Output clock derived from SYSCLKOUT. XCLKOUT is either the same frequency, one-half the frequency, or one-fourth the frequency of SYSCLKOUT. This is controlled by bits 1:0 (XCLKOUTDIV) in the XCLK register. At reset, XCLKOUT = SYSCLKOUT/4. The XCLKOUT signal can be turned off by setting XCLKOUTDIV to 3. The mux control for GPIO18 must also be set to XCLKOUT for this signal to propogate to the pin.	
GPIO19	64	52	I/O/Z	General-purpose input/output 19	
XCLKIN			I	External Oscillator Input. The path from this pin to the clock block is not gated by the mux function of this pin. Care must be taken not to enable this path for clocking if it is being used for the other peripheral functions.	
SPISTEA			I/O	SPI-A slave transmit enable input/output	
SCIRXDB			I	SCI-B receive data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
ECAP1			I/O	Enhanced Capture input/output 1	
GPIO20	6	5	I/O/Z	General-purpose input/output 20	
EQEP1A			I	Enhanced QEP1 input A	
MDXA			0	McBSP transmit serial data	
COMP1OUT			0	Direct output of Comparator 1	
GPIO21	7	6	I/O/Z	General-purpose input/output 21	
EQEP1B			1	Enhanced QEP1 input B	
MDRA			I	McBSP receive serial data	
COMP2OUT			0	Direct output of Comparator 2	
GPIO22	98	78	I/O/Z	General-purpose input/output 22	
EQEP1S			I/O	Enhanced QEP1 strobe	
MCLKXA			I/O	McBSP transmit clock	
SCITXDB			0	SCI-B transmit data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
GPIO23	2	1	I/O/Z	General-purpose input/output 23	
EQEP1I			I/O	Enhanced QEP1 index	
MFSXA			I/O	McBSP transmit frame synch	
SCIRXDB			I	SCI-B receive data.  NOTE: SCI-B is only available in the PZ and PZP packages.	
GPIO24	97	77	I/O/Z	General-purpose input/output 24	
ECAP1			I/O	Enhanced Capture input/output 1	
EQEP2A			I	Enhanced QEP2 input A. <b>NOTE:</b> eQEP2 is only available in the PZ and PZP packages.	
SPISIMOB			I/O	SPI-B slave in, master out	
GPIO25	39	31	I/O/Z	General-purpose input/output 25	
ECAP2			I/O	Enhanced Capture input/output 2	
EQEP2B			I	Enhanced QEP2 input B.  NOTE: eQEP2 is only available in the PZ and PZP packages.	
SPISOMIB			I/O	SPI-B slave out, master in	



TE	RMINAL				
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
GPIO26	78	62	I/O/Z	General-purpose input/output 26	
ECAP3			I/O	Enhanced Capture input/output 3	
EQEP2I			I/O	Enhanced QEP2 index.  NOTE: eQEP2 is only available in the PZ and PZP packages.	
SPICLKB			I/O	SPI-B clock input/output	
GPIO27	77	61	I/O/Z	General-purpose input/output 27	
HRCAP2			- 1	High-Resolution Input Capture 2	
EQEP2S			I/O	Enhanced QEP2 strobe. <b>NOTE:</b> eQEP2 is only available in the PZ and PZP packages.	
SPISTEB			I/O	SPI-B slave transmit enable input/output	
GPIO28	50	40	I/O/Z	General-purpose input/output 28	
SCIRXDA			I	SCI-A receive data	
SDAA			I/OD	I2C data open-drain bidirectional port	
TZ2			- 1	Trip zone input 2	
GPIO29	43	34	I/O/Z	General-purpose input/output 29	
SCITXDA			0	SCI-A transmit data	
SCLA			I/OD	I2C clock open-drain bidirectional port	
TZ3			- 1	Trip zone input 3	
GPIO30	41	33	I/O/Z	General-purpose input/output 30	
CANRXA			1	CAN receive	
EQEP2I			I/O	Enhanced QEP2 index.  NOTE: eQEP2 is only available in the PZ and PZP packages.	
EPWM7A			0	Enhanced PWM7 Output A and HRPWM channel	
GPIO31	40	32	I/O/Z	General-purpose input/output 31	
CANTXA			0	CAN transmit	
EQEP2S			I/O	Enhanced QEP2 strobe.  NOTE: eQEP2 is only available in the PZ and PZP packages.	
EPWM8A			0	Enhanced PWM8 Output A and HRPWM channel	
GPIO32	99	79	I/O/Z	General-purpose input/output 32	
SDAA			I/OD	I2C data open-drain bidirectional port	
EPWMSYNCI			I	Enhanced PWM external sync pulse input	
ADCSOCAO			0	ADC start-of-conversion A	
GPIO33	100	80	I/O/Z	General-purpose input/output 33	
SCLA			I/OD	I2C clock open-drain bidirectional port	
EPWMSYNCO			0	Enhanced PWM external synch pulse output	
ADCSOCBO			0	ADC start-of-conversion B	
GPIO34	68	55	I/O/Z	General-purpose input/output 34	
COMP2OUT			0	Direct output of Comparator 2	
COMP3OUT			0	Direct output of Comparator 3	
GPIO35	71	57	I/O/Z	General-purpose input/output 35	
TDI			I	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.	
GPIO36	72	58	I/O/Z	General-purpose input/output 36	
TMS			I	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.	
GPIO37	70	56	I/O/Z	General-purpose input/output 37	
TDO			O/Z	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK (8 mA drive).	

**NSTRUMENTS** 

# **ADVANCE INFORMATION**

TERMINAL					
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
GPIO38	67	54	I/O/Z	General-purpose input/output 38	
XCLKIN			I	External Oscillator Input. The path from this pin to the clock block is not gated by the mux function of this pin. Care must be taken to not enable this path for clocking if it is being used for the other functions.	
TCK			I	JTAG test clock with internal pullup	
GPIO39	66	53	I/O/Z	General-purpose input/output 39	
GPIO40	82	-	I/O/Z	General-purpose input/output 40	
EPWM7A			0	Enhanced PWM7 output A and HRPWM channel	
SCITXDB			0	SCI-B transmit data	
GPIO41	76	_	I/O/Z	General-purpose input/output 41	
EPWM7B			0	Enhanced PWM7 output B	
SCIRXDB			I	SCI-B receive data	
GPIO42	1	_	I/O/Z	General-purpose input/output 42	
EPWM8A			0	Enhanced PWM8 output A and HRPWM channel	
TZ1			1	Trip zone input 1	
COMP1OUT			0	Direct output of Comparator 1	
GPIO43	8	_	I/O/Z	General-purpose input/output 43	
EPWM8B			0	Enhanced PWM8 output B	
TZ2			ı	Trip zone input 2	
COMP2OUT			0	Direct output of Comparator 2	
GPIO44	56	_	I/O/Z	General-purpose input/output 44	
MFSRA			I/O	McBSP receive frame synch	
SCIRXDB			ı	SCI-B receive data	
EPWM7B			0	Enhanced PWM7 output B	
GPIO50	42	_	I/O/Z	General-purpose input/output 50	
EQEP1A			1	Enhanced QEP1 input A	
MDXA			0	McBSP transmit serial data	
TZ1			ı	Trip zone input 1	
GPIO51	48	_	I/O/Z	General-purpose input/output 51	
EQEP1B	40		1/0/2	Enhanced QEP1 input B	
MDRA			i	McBSP receive serial data	
TZ2			i	Trip zone input 2	
GPIO52	53	_	I/O/Z	General-purpose input/output 52	
EQEP1S	33		I/O/2	Enhanced QEP1 strobe	
MCLKXA			I/O		
TZ3			I/O	McBSP transmit clock	
GPIO53	65	_	I/O/Z	Trip zone input 3	
EQEP1I	00	_	I/O/2	General-purpose input/output 53 Enhanced QEP1 index	
MFSXA	60		1/0	McBSP transmit frame synch	
GPIO54	69	_	I/O/Z	General-purpose input/output 54	
SPISIMOA			I/O	SPI-A slave in, master out	
EQEP2A			l	Enhanced QEP2 input A	
HRCAP1	1		I	High-Resolution Input Capture 1	

**ADVANCE INFORMATION** 

# Instruments

TE	TERMINAL				
NAME	PZ/PZP PIN #	PN/PFP PIN #	I/O/Z	DESCRIPTION	
GPIO55	75	-	I/O/Z	General-purpose input/output 55	
SPISOMIA			I/O	SPI-A slave out, master in	
EQEP2B			1	Enhanced QEP2 input B	
HRCAP2			1	High-Resolution Input Capture 2	
GPIO56	85	-	I/O/Z	General-purpose input/output 56	
SPICLKA			I/O	SPI-A clock input/output	
EQEP2I			I/O	Enhanced QEP2 index	
HRCAP3			1	High-Resolution Input Capture 3	
GPIO57	89	_	I/O/Z	General-purpose input/output 57	
SPISTEA			I/O	SPI-A slave transmit enable input/output	
EQEP2S			I/O	Enhanced QEP2 strobe	
HRCAP4			1	High-Resolution Input Capture 4	
GPIO58	94	_	I/O/Z	General-purpose input/output 58	
MCLKRA			I/O	McBSP receive clock	
SCITXDB			0	SCI-B transmit data	
EPWM7A			0	Enhanced PWM7 output A and HRPWM channel	



## 3.5 Brief Descriptions

## 3.5.1 CPU

The 2806x (C28x) family is a member of the TMS320C2000™ microcontroller (MCU) platform. The C28x-based controllers have the same 32-bit fixed-point architecture as existing C28x MCUs. It is a very efficient C/C++ engine, enabling users to develop not only their system control software in a high-level language, but also enabling development of math algorithms using C/C++. The device is as efficient at MCU math tasks as it is at system control tasks that typically are handled by microcontroller devices. This efficiency removes the need for a second processor in many systems. The 32 x 32-bit MAC 64-bit processing capabilities enable the controller to handle higher numerical resolution problems efficiently. Add to this the fast interrupt response with automatic context save of critical registers, resulting in a device that is capable of servicing many asynchronous events with minimal latency. The device has an 8-level-deep protected pipeline with pipelined memory accesses. This pipelining enables it to execute at high speeds without resorting to expensive high-speed memories. Special branch-look-ahead hardware minimizes the latency for conditional discontinuities. Special store conditional operations further improve performance.

## 3.5.2 Control Law Accelerator (CLA)

The C28x control law accelerator is a single-precision (32-bit) floating-point unit that extends the capabilities of the C28x CPU by adding parallel processing. The CLA is an independent processor with its own bus structure, fetch mechanism, and pipeline. Eight individual CLA tasks, or routines, can be specified. Each task is started by software or a peripheral such as the ADC, an ePWM, or CPU Timer 0. The CLA executes one task at a time to completion. When a task completes the main CPU is notified by an interrupt to the PIE and the CLA automatically begins the next highest-priority pending task. The CLA can directly access the ADC Result registers and the ePWM+HRPWM registers. Dedicated message RAMs provide a method to pass additional data between the main CPU and the CLA.

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

## 3.5.3 Viterbi, Complex Math, CRC Unit (VCU)

The C28x VCU enhances the processing power of C2000<sup>™</sup> devices by adding additional assembly instructions to target complex math, Viterbi decode, and CRC calculations. The VCU instructions accelerate many applications, including the following:

- Orthogonal frequency-division multiplex (OFDM) used in the PRIME and G3 standards for power line communications
- Short-range radar complex math calculations
- Power calculations
- Memory and data communication packet checks (CRC)

The VCU features include:

- Instructions to support Cyclic Redundancy Checks (CRCs), which is a polynomial code checksum.
  - CRC8
  - CRC16
  - CRC32
- Instructions to support a flexible software implementation of a Viterbi decoder
  - Branch metric calculations for a code rate of 1/2 or 1/3
  - Add-Compare Select or Viterbi Butterfly in 5 cycles per butterfly
  - Traceback in 3 cycles per stage
  - Easily supports a constraint length of K = 7 used in PRIME and G3 standards
- Complex math arithmetic unit
  - Single-cycle Add or Subtract
  - 2-cycle multiply
  - 2-cycle multiply and accumulate (MAC)
  - Single-cycle repeat MAC
- Independent register space

## 3.5.4 Memory Bus (Harvard Bus Architecture)

As with many MCU-type devices, multiple busses are used to move data between the memories and peripherals and the CPU. The memory bus architecture contains a program read bus, data read bus, and data write bus. The program read bus consists of 22 address lines and 32 data lines. The data read and write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable single cycle 32-bit operations. The multiple bus architecture, commonly termed Harvard Bus, enables the C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and memories attached to the memory bus prioritize memory accesses. Generally, the priority of memory bus accesses can be summarized as follows:

Highest: Data Writes (Simultaneous data and program writes cannot occur on the

memory bus.)

Program Writes (Simultaneous data and program writes cannot occur on the

memory bus.)

**Data Reads** 

Program Reads (Simultaneous program reads and fetches cannot occur on the

memory bus.)

Lowest: Fetches (Simultaneous program reads and fetches cannot occur on the

memory bus.)



## 3.5.5 Peripheral Bus

To enable migration of peripherals between various Texas Instruments (TI) MCU family of devices, the devices adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes the various busses that make up the processor Memory Bus into a single bus consisting of 16 address lines and 16 or 32 data lines and associated control signals. Three versions of the peripheral bus are supported. One version supports only 16-bit accesses (called peripheral frame 2). Another version supports both 16- and 32-bit accesses (called peripheral frame 1).

## 3.5.6 Real-Time JTAG and Analysis

The devices implement the standard IEEE 1149.1 JTAG<sup>(1)</sup> interface for in-circuit based debug. Additionally, the devices support real-time mode of operation allowing modification of the contents of memory, peripheral, and register locations while the processor is running and executing code and servicing interrupts. The user can also single step through non-time-critical code while enabling time-critical interrupts to be serviced without interference. The device implements the real-time mode in hardware within the CPU. This is a feature unique to the 28x family of devices, requiring no software monitor. Additionally, special analysis hardware is provided that allows setting of hardware breakpoint or data/address watch-points and generating various user-selectable break events when a match occurs. These devices do not support boundary scan; however, IDCODE and BYPASS features are available if the following considerations are taken into account. The IDCODE does not come by default. The user needs to go through a sequence of SHIFT IR and SHIFT DR state of JTAG to get the IDCODE. For BYPASS instruction, the first shifted DR value would be 1.

## 3.5.7 Flash

The F28069/68/67/66 devices contain 128K x 16 of embedded flash memory, segregated into eight 16K x 16 sectors. The F28065/64/63/62 devices contain 64K x 16 of embedded flash memory, segregated into eight 8K x 16 sectors. All devices also contain a single 1K x 16 of OTP memory at address range 0x3D 7800 – 0x3D 7BFF. The user can individually erase, program, and validate a flash sector while leaving other sectors untouched. However, it is not possible to use one sector of the flash or the OTP to execute flash algorithms that erase/program other sectors. Special memory pipelining is provided to enable the flash module to achieve higher performance. The flash/OTP is mapped to both program and data space; therefore, it can be used to execute code or store data information. Addresses 0x3F 7FF0 – 0x3F 7FF5 are reserved for data variables and should not contain program code.

## **NOTE**

The Flash and OTP wait-states can be configured by the application. This allows applications running at slower frequencies to configure the flash to use fewer wait-states.

Flash effective performance can be improved by enabling the flash pipeline mode in the Flash options register. With this mode enabled, effective performance of linear code execution will be much faster than the raw performance indicated by the wait-state configuration alone. The exact performance gain when using the Flash pipeline mode is application-dependent.

For more information on the Flash options, Flash wait-state, and OTP wait-state registers, see the "Systems Control and Interrupts" chapter of the *TMS320x2806x Piccolo Technical Reference Manual* (literature number <a href="SPRUH18">SPRUH18</a>).

(1) IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

## 3.5.8 MO, M1 SARAMs

All devices contain these two blocks of single-access memory, each 1K x 16 in size. The stack pointer points to the beginning of block M1 on reset. The M0 and M1 blocks, like all other memory blocks on C28x devices, are mapped to both program and data space. Hence, the user can use M0 and M1 to execute code or for data variables. The partitioning is performed within the linker. The C28x device presents a unified memory map to the programmer. This makes for easier programming in high-level languages.

## 3.5.9 L4 SARAM, and L0, L1, L2, L3, L5, L6, L7, and L8 DPSARAMs

The device contains up to 48K x 16 of single-access RAM. To ascertain the exact size for a given device, see the device-specific memory map figures in Section 3.2. This block is mapped to both program and data space. L0 is 2K in size. L1 and L2 are each 1K in size. L3 is 4K in size. L4, L5, L6, L7, and L8 are each 8K in size. L0, L1, and L2 are shared with the CLA, which can utilize these blocks for its data space. L3 is shared with the CLA, which can utilize this block for its program space. L5, L6, L7, and L8 are shared with the DMA, which can utilize these blocks for its data space. DPSARAM refers to the dual-port configuration of these blocks.

## 3.5.10 Boot ROM

The Boot ROM is factory-programmed with boot-loading software. Boot-mode signals are provided to tell the bootloader software what boot mode to use on power up. The user can select to boot normally or to download new software from an external connection or to select boot software that is programmed in the internal Flash/ROM. The Boot ROM also contains standard tables, such as SIN/COS waveforms, for use in math-related algorithms.

Table 3-7. Boot Mode Selection

MODE	GPIO37/TDO	GPIO34/COMP2OUT/ COMP3OUT	TRST	MODE
3	1	1	0	GetMode
2	1	0	0	Wait (see Section 3.5.11 for description)
1	0	1	0	SCI
0	0	0	0	Parallel IO
EMU	х	Х	1	Emulation Boot

## 3.5.10.1 Emulation Boot

When the emulator is connected, the GPIO37/TDO pin cannot be used for boot mode selection. In this case, the boot ROM detects that an emulator is connected and uses the contents of two reserved SARAM locations in the PIE vector table to determine the boot mode. If the content of either location is invalid, then the *Wait* boot option is used. All boot mode options can be accessed in emulation boot.

## 3.5.10.2 GetMode

The default behavior of the *GetMode* option is to boot to flash. This behavior can be changed to another boot option by programming two locations in the OTP. If the content of either OTP location is invalid, then boot to flash is used. One of the following loaders can be specified: SCI, SPI, I2C, CAN, or OTP.



## 3.5.10.3 Peripheral Pins Used by the Bootloader

Table 3-8 shows which GPIO pins are used by each peripheral bootloader. Refer to the GPIO mux table to see if these conflict with any of the peripherals you would like to use in your application.

**Table 3-8. Peripheral Bootload Pins** 

BOOTLOADER	PERIPHERAL LOADER PINS
SCI	SCIRXDA (GPIO28) SCITXDA (GPIO29)
Parallel Boot	Data (GPIO31,30,5:0) 28x Control (AIO6) Host Control (AIO12)
SPI	SPISIMOA (GPIO16) SPISOMIA (GPIO17) SPICLKA (GPIO18) SPISTEA (GPIO19)
I2C	SDAA (GPIO32) SCLA (GPIO33)
CAN	CANRXA (GPIO30) CANTXA (GPIO31)

## 3.5.11 Security

The devices support high levels of security to protect the user firmware from being reverse-engineered. The security features a 128-bit password (hardcoded for 16 wait-states), which the user programs into the flash. One code security module (CSM) is used to protect the flash/OTP and the L0/L1 SARAM blocks. The security feature prevents unauthorized users from examining the memory contents via the JTAG port, executing code from external memory or trying to boot-load some undesirable software that would export the secure memory contents. To enable access to the secure blocks, the user must write the correct 128-bit KEY value that matches the value stored in the password locations within the Flash.

In addition to the CSM, the emulation code security logic (ECSL) has been implemented to prevent unauthorized users from stepping through secure code. Any code or data access to flash, user OTP, or L0 memory while the emulator is connected will trip the ECSL and break the emulation connection. To allow emulation of secure code, while maintaining the CSM protection against secure memory reads, the user must write the correct value into the lower 64 bits of the KEY register, which matches the value stored in the lower 64 bits of the password locations within the flash. Note that dummy reads of all 128 bits of the password in the flash must still be performed. If the lower 64 bits of the password locations are all ones (unprogrammed), then the KEY value does not need to match.

When initially debugging a device with the password locations in flash programmed (i.e., secured), the CPU will start running and may execute an instruction that performs an access to a protected ECSL area. If this happens, the ECSL will trip and cause the emulator connection to be cut.

TEXAS INSTRUMENTS

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

www.ti.com

The solution is to use the *Wait* boot option. This will sit in a loop around a software breakpoint to allow an emulator to be connected without tripping security. Piccolo devices do not support a hardware wait-in-reset mode.

## **NOTE**

- When the code-security passwords are programmed, all addresses between 0x3F 7F80 and 0x3F 7FF5 cannot be used as program code or data. These locations must be programmed to 0x0000.
- If the code security feature is not used, addresses 0x3F 7F80 through 0x3F 7FEF may be used for code or data. Addresses 0x3F 7FF0 – 0x3F 7FF5 are reserved for data and should not contain program code.

The 128-bit password (at 0x3F 7FF8 – 0x3F 7FFF) must not be programmed to zeros. Doing so would permanently lock the device.

## **Disclaimer**

## **Code Security Module Disclaimer**

THE CODE SECURITY MODULE (CSM) INCLUDED ON THIS DEVICE WAS DESIGNED TO PASSWORD PROTECT THE DATA STORED IN THE ASSOCIATED MEMORY (EITHER ROM OR FLASH) AND IS WARRANTED BY TEXAS INSTRUMENTS (TI), IN ACCORDANCE WITH ITS STANDARD TERMS AND CONDITIONS, TO CONFORM TO TI'S PUBLISHED SPECIFICATIONS FOR THE WARRANTY PERIOD APPLICABLE FOR THIS DEVICE.

TI DOES NOT, HOWEVER, WARRANT OR REPRESENT THAT THE CSM CANNOT BE COMPROMISED OR BREACHED OR THAT THE DATA STORED IN THE ASSOCIATED MEMORY CANNOT BE ACCESSED THROUGH OTHER MEANS. MOREOVER, EXCEPT AS SET FORTH ABOVE, TI MAKES NO WARRANTIES OR REPRESENTATIONS CONCERNING THE CSM OR OPERATION OF THIS DEVICE, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

IN NO EVENT SHALL TI BE LIABLE FOR ANY CONSEQUENTIAL, SPECIAL, INDIRECT, INCIDENTAL, OR PUNITIVE DAMAGES, HOWEVER CAUSED, ARISING IN ANY WAY OUT OF YOUR USE OF THE CSM OR THIS DEVICE, WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO LOSS OF DATA, LOSS OF GOODWILL, LOSS OF USE OR INTERRUPTION OF BUSINESS OR OTHER ECONOMIC LOSS.

## 3.5.12 Peripheral Interrupt Expansion (PIE) Block

The PIE block serves to multiplex numerous interrupt sources into a smaller set of interrupt inputs. The PIE block can support up to 96 peripheral interrupts. On the F2806x, 72 of the possible 96 interrupts are used by peripherals. The 96 interrupts are grouped into blocks of 8 and each group is fed into 1 of 12 CPU interrupt lines (INT1 to INT12). Each of the 96 interrupts is supported by its own vector stored in a dedicated RAM block that can be overwritten by the user. The vector is automatically fetched by the CPU on servicing the interrupt. It takes 8 CPU clock cycles to fetch the vector and save critical CPU registers. Hence the CPU can quickly respond to interrupt events. Prioritization of interrupts is controlled in hardware and software. Each individual interrupt can be enabled/disabled within the PIE block.



# 3.5.13 External Interrupts (XINT1–XINT3)

The devices support three masked external interrupts (XINT1–XINT3). Each of the interrupts can be selected for negative, positive, or both negative and positive edge triggering and can also be enabled/disabled. These interrupts also contain a 16-bit free-running up counter, which is reset to zero when a valid interrupt edge is detected. This counter can be used to accurately time-stamp the interrupt. There are no dedicated pins for the external interrupts. XINT1, XINT2, and XINT3 interrupts can accept inputs from GPIO0–GPIO31 pins.

# 3.5.14 Internal Zero Pin Oscillators, Oscillator, and PLL

The device can be clocked by either of the two internal zero-pin oscillators, an external oscillator, or by a crystal attached to the on-chip oscillator circuit. A PLL is provided supporting up to 16 input-clock-scaling ratios. The PLL ratios can be changed on-the-fly in software, enabling the user to scale back on operating frequency if lower power operation is desired. Refer to Section 5, Electrical Specifications, for timing details. The PLL block can be set in bypass mode. A second PLL (PLL2) feeds the HRCAP module.

#### 3.5.15 Watchdog

Each device contains two watchdogs: CPU-Watchdog that monitors the core and NMI-Watchdog that is a missing clock-detect circuit. The user software must regularly reset the CPU-watchdog counter within a certain time frame; otherwise, the CPU-watchdog generates a reset to the processor. The CPU-watchdog can be disabled if necessary. The NMI-Watchdog engages only in case of a clock failure and can either generate an interrupt or a device reset.

# 3.5.16 Peripheral Clocking

The clocks to each individual peripheral can be enabled/disabled to reduce power consumption when a peripheral is not in use. Additionally, the system clock to the serial ports (except I2C) can be scaled relative to the CPU clock.

#### 3.5.17 Low-power Modes

The devices are full static CMOS devices. Three low-power modes are provided:

IDLE: Places CPU in low-power mode. Peripheral clocks may be turned off selectively and

only those peripherals that need to function during IDLE are left operating. An enabled interrupt from an active peripheral or the watchdog timer will wake the

processor from IDLE mode.

STANDBY: Turns off clock to CPU and peripherals. This mode leaves the oscillator and PLL

functional. An external interrupt event will wake the processor and the peripherals.

Execution begins on the next valid cycle after detection of the interrupt event

HALT: This mode basically shuts down the device and places it in the lowest possible

power-consumption mode. If the internal zero-pin oscillators are used as the clock source, the HALT mode turns them off, by default. To keep these oscillators from shutting down, the INTOSCnHALTI bits in CLKCTL register may be used. The zero-pin oscillators may thus be used to clock the CPU-watchdog in this mode. If the on-chip crystal oscillator is used as the clock source, it is shut down in this mode. A

reset or an external signal (through a GPIO pin) or the CPU-watchdog can wake the

device from this mode.

The CPU clock (OSCCLK) and WDCLK should be from the same clock source before attempting to put the device into HALT or STANDBY.



#### 3.5.18 Peripheral Frames 0, 1, 2, 3 (PFn)

The device segregates peripherals into four sections. The mapping of peripherals is as follows:

PF0: PIE: PIE Interrupt Enable and Control Registers Plus PIE Vector Table

Flash: Flash Waitstate Registers
Timers: CPU-Timers 0, 1, 2 Registers

CSM: Code Security Module KEY Registers

ADC: ADC Result Registers

CLA: Control Law Accelrator Registers and Message RAMs

PF1: GPIO: GPIO MUX Configuration and Control Registers

eCAN: Enhanced Control Area Network Configuration and Control Registers

ePWM: Enhanced Pulse Width Modulator Module and Registers

eCAP: Enhanced Capture Module and Registers

eQEP: Enhanced Quadrature Encoder Pulse Module and Registers

Comparators: Comparator Modules

PF2: SYS: System Control Registers

SCI: Serial Communications Interface (SCI) Control and RX/TX Registers

SPI: Serial Port Interface (SPI) Control and RX/TX Registers

ADC: ADC Status, Control, and Configuration Registers

12C: Inter-Integrated Circuit Module and Registers

XINT: External Interrupt Registers

PF3: McBSP: Multichannel Buffered Serial Port Registers

#### 3.5.19 General-Purpose Input/Output (GPIO) Multiplexer

Most of the peripheral signals are multiplexed with general-purpose input/output (GPIO) signals. This enables the user to use a pin as GPIO if the peripheral signal or function is not used. On reset, GPIO pins are configured as inputs. The user can individually program each pin for GPIO mode or peripheral signal mode. For specific inputs, the user can also select the number of input qualification cycles. This is to filter unwanted noise glitches. The GPIO signals can also be used to bring the device out of specific low-power modes.

#### 3.5.20 32-Bit CPU-Timers (0, 1, 2)

CPU-Timers 0, 1, and 2 are identical 32-bit timers with presettable periods and with 16-bit clock prescaling. The timers have a 32-bit count-down register, which generates an interrupt when the counter reaches zero. The counter is decremented at the CPU clock speed divided by the prescale value setting. When the counter reaches zero, it is automatically reloaded with a 32-bit period value.

CPU-Timer 0 is for general use and is connected to the PIE block. CPU-Timer 1 is also for general use and can be connected to INT13 of the CPU. CPU-Timer 2 is reserved for DSP/BIOS. It is connected to INT14 of the CPU. If DSP/BIOS is not being used, CPU-Timer 2 is available for general use.

CPU-Timer 2 can be clocked by any one of the following:

- SYSCLKOUT (default)
- Internal zero-pin oscillator 1 (INTOSC1)
- Internal zero-pin oscillator 2 (INTSOC2)
- External clock source



#### 3.5.21 Control Peripherals

The devices support the following peripherals that are used for embedded control and communication:

ePWM: The enhanced PWM peripheral supports independent/complementary PWM

generation, adjustable dead-band generation for leading/trailing edges, latched/cycle-by-cycle trip mechanism. Some of the PWM pins support the HRPWM high resolution duty and period features. The type 1 module found on 2806x devices also supports increased dead-band resolution, enhanced SOC and interrupt generation, and advanced triggering including trip functions based on

comparator outputs.

eCAP: The enhanced capture peripheral uses a 32-bit time base and registers up to four

programmable events in continuous/one-shot capture modes.

This peripheral can also be configured to generate an auxiliary PWM signal.

eQEP: The enhanced QEP peripheral uses a 32-bit position counter, supports low-speed

measurement using capture unit and high-speed measurement using a 32-bit unit timer. This peripheral has a watchdog timer to detect motor stall and input error

detection logic to identify simultaneous edge transition in QEP signals.

ADC: The ADC block is a 12-bit converter. It has up to 13 single-ended channels pinned

out, depending on the device. It contains two sample-and-hold units for

simultaneous sampling.

Comparator: Each comparator block consists of one analog comparator along with an internal

10-bit reference for supplying one input of the comparator.

# 3.5.22 Serial Port Peripherals

The devices support the following serial communication peripherals:

SPI: The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream

of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications

between the MCU and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multi-device communications are supported by the master/slave operation of the SPI. The SPI contains a 4-level

receive and transmit FIFO for reducing interrupt servicing overhead.

SCI: The serial communications interface is a two-wire asynchronous serial port,

commonly known as UART. The SCI contains a 4-level receive and transmit FIFO

for reducing interrupt servicing overhead.

I2C: The inter-integrated circuit (I2C) module provides an interface between a MCU

and other devices compliant with Philips Semiconductors Inter-IC bus (I2C-bus)

specification version 2.1 and connected by way of an I2C-bus. External

components attached to this 2-wire serial bus can transmit/receive up to 8-bit data

to/from the MCU through the I2C module. The I2C contains a 4-level receive-and-transmit FIFO for reducing interrupt servicing overhead.

eCAN: This is the enhanced version of the CAN peripheral. It supports 32 mailboxes, time

stamping of messages, and is CAN 2.0B-compliant.

McBSP: The multichannel buffered serial port (McBSP) connects to E1/T1 lines,

phone-quality codecs for modem applications or high-quality stereo audio DAC devices. The McBSP receive and transmit registers are supported by the DMA to significantly reduce the overhead for servicing this peripheral. Each McBSP

module can be configured as an SPI as required.



#### 3.6 Register Map

The devices contain four peripheral register spaces. The spaces are categorized as follows:

Peripheral Frame 0: These are peripherals that are mapped directly to the CPU memory bus.

See Table 3-9.

Peripheral Frame 1: These are peripherals that are mapped to the 32-bit peripheral bus. See

Table 3-10.

Peripheral Frame 2: These are peripherals that are mapped to the 16-bit peripheral bus. See

Table 3-11.

Peripheral Frame 3: McBSP registers are mapped to this. See Table 3-12.

Table 3-9. Peripheral Frame 0 Registers<sup>(1)</sup>

NAME	ADDRESS RANGE	SIZE (×16)	EALLOW PROTECTED <sup>(2)</sup>
Device Emulation Registers	0x00 0880 – 0x00 0984	261	Yes
System Power Control Registers	0x00 0985 – 0x00 0987	3	Yes
FLASH Registers (3)	0x00 0A80 – 0x00 0ADF	96	Yes
Code Security Module Registers	0x00 0AE0 - 0x00 0AEF	16	Yes
ADC registers (0 wait read only)	0x00 0B00 – 0x00 0B0F	16	No
CPU-TIMER0/1/2 Registers	0x00 0C00 - 0x00 0C3F	64	No
PIE Registers	0x00 0CE0 - 0x00 0CFF	32	No
PIE Vector Table	0x00 0D00 - 0x00 0DFF	256	No
DMA Registers	0x00 1000 – 0x00 11FF	512	Yes
CLA Registers	0x00 1400 - 0x00 147F	128	Yes
CLA to CPU Message RAM (CPU writes ignored)	0x00 1480 – 0x00 14FF	128	NA
CPU to CLA Message RAM (CLA writes ignored)	0x00 1500 – 0x00 157F	128	NA

<sup>1)</sup> Registers in Frame 0 support 16-bit and 32-bit accesses.

TMS320F28064 TMS320F28063 TMS320F28062

<sup>(2)</sup> If registers are EALLOW protected, then writes cannot be performed until the EALLOW instruction is executed. The EDIS instruction disables writes to prevent stray code or pointers from corrupting register contents.

<sup>(3)</sup> The Flash Registers are also protected by the Code Security Module (CSM).

# Table 3-10. Peripheral Frame 1 Registers

NAME	ADDRESS RANGE	SIZE (×16)	EALLOW PROTECTED
eCAN-A registers	0x00 6000 – 0x00 61FF	512	(1)
Comparator 1 registers	0x00 6400 – 0x00 641F	32	(1)
Comparator 2 registers	0x00 6420 - 0x00 643F	32	(1)
Comparator 3 registers	0x00 6440 - 0x00 645F	32	(1)
ePWM1 + HRPWM1 registers	0x00 6800 – 0x00 683F	64	(1)
ePWM2 + HRPWM2 registers	0x00 6840 – 0x00 687F	64	(1)
ePWM3 + HRPWM3 registers	0x00 6880 – 0x00 68BF	64	(1)
ePWM4 + HRPWM4 registers	0x00 68C0 - 0x00 68FF	64	(1)
ePWM5 + HRPWM5 registers	0x00 6900 – 0x00 693F	64	(1)
ePWM6 + HRPWM6 registers	0x00 6940 – 0x00 697F	64	(1)
ePWM7 + HRPWM7 registers	0x00 6980 - 0x00 69BF	64	(1)
ePWM8 + HRPWM8 registers	0x00 69C0 - 0x00 69FF	64	(1)
eCAP1 registers	0x00 6A00 - 0x00 6A1F	32	No
eCAP2 registers	0x00 6A20 - 0x00 6A3F	32	No
eCAP3 registers	0x00 6A40 – 0x00 6A57	32	No
HRCAP1 registers	0x00 6AC0 - 0x00 6ADF	32	(1)
HRCAP2 registers	0x00 6AE0 - 0x00 6AFF	32	(1)
eQEP1 registers	0x00 6B00 - 0x00 6B3F	64	(1)
eQEP2 registers	0x00 6B40 - 0x00 6B7F	64	(1)
HRCAP3 registers	0x00 6C80 - 0x00 6C9F	32	(1)
HRCAP4 registers	0x00 6CA0 - 0x00 6CBF	32	(1)
GPIO registers	0x00 6F80 - 0x00 6FFF	128	(1)

<sup>(1)</sup> Some registers are EALLOW protected. See the module reference guide for more information.

# Table 3-11. Peripheral Frame 2 Registers

NAME	ADDRESS RANGE	SIZE (×16)	EALLOW PROTECTED
System Control Registers	0x00 7010 - 0x00 702F	32	Yes
SPI-A Registers	0x00 7040 – 0x00 704F	16	No
SCI-A Registers	0x00 7050 – 0x00 705F	16	No
NMI Watchdog Interrupt Registers	0x00 7060 – 0x00 706F	16	Yes
External Interrupt Registers	0x00 7070 – 0x00 707F	16	Yes
ADC Registers	0x00 7100 – 0x00 717F	128	(1)
SPI-B Registers	0x00 7740 – 0x00 774F	16	No
SCI-B Registers	0x00 7750 – 0x00 775F	16	No
I2C-A Registers	0x00 7900 – 0x00 793F	64	(1)

<sup>(1)</sup> Some registers are EALLOW protected. See the module reference guide for more information.

#### **Table 3-12. Peripheral Frame 3 Registers**

NAME	ADDRESS RANGE	SIZE (×16)	EALLOW PROTECTED
McBSP-A Registers	0x00 5000 – 0x00 503F	64	No



# 3.7 Device Emulation Registers

These registers are used to control the protection mode of the C28x CPU and to monitor some critical device signals. The registers are defined in Table 3-13.

Table 3-13. Device Emulation Registers

NAME	ADDRESS RANGE	SIZE (x16)	DESCRIPTION		EALLOW PROTECTED	
DEVICECNF	0x0880– 0x0881	2	Device Configuration Register			Yes
PARTID	0x3D 7E80	1	Part ID Register	TMS320F28069PZP/PZ	0x009E	
				TMS320F28069PFP/PN	0x009C	
				TMS320F28068PZP/PZ	0x008E	
				TMS320F28068PFP/PN	0x008C	
				TMS320F28067PZP/PZ	0x008A	
				TMS320F28067PFP/PN	0x0088	
				TMS320F28066PZP/PZ	0x0086	
				TMS320F28066PFP/PN	0x0084	No
				TMS320F28065PZP/PZ	0x007E	INO
				TMS320F28065PFP/PN	0x007C	
				TMS320F28064PZP/PZ	0x006E	
				TMS320F28064PFP/PN	0x006C	
				TMS320F28063PZP/PZ	0x006A	
				TMS320F28063PFP/PN	0x0068	
				TMS320F28062PZP/PZ	0x0066	
				TMS320F28062PFP/PN	0x0064	
CLASSID	0x0882	1	Class ID Register	TMS320F28069	0x009F	
				TMS320F28068	0x008F	
				TMS320F28067	0x008F	
				TMS320F28066	0x008F	No
				TMS320F28065	0x007F	INO
				TMS320F28064	0x006F	
				TMS320F28063	0x006F	
				TMS320F28062	0x006F	
REVID	0x0883	1	Revision ID Register	0x0000 - Silicon Rev. 0 - 7	ГМХ	No

TMS320F28064 TMS320F28063 TMS320F28062



# 3.8 VREG/BOR/POR

Although the core and I/O circuitry operate on two different voltages, these devices have an on-chip voltage regulator (VREG) to generate the  $V_{DD}$  voltage from the  $V_{DDIO}$  supply. This eliminates the cost and space of a second external regulator on an application board. Additionally, internal power-on reset (POR) and brown-out reset (BOR) circuits monitor both the  $V_{DD}$  and  $V_{DDIO}$  rails during power-up and run mode.

# 3.8.1 On-chip Voltage Regulator (VREG)

A linear regulator generates the core voltage  $(V_{DD})$  from the  $V_{DDIO}$  supply. Therefore, although capacitors are required on each  $V_{DD}$  pin to stabilize the generated voltage, power need not be supplied to these pins to operate the device. Conversely, the VREG can be disabled, should power or redundancy be the primary concern of the application.

#### 3.8.1.1 Using the On-chip VREG

To utilize the on-chip VREG, the  $\overline{\text{VREGENZ}}$  pin should be tied low and the appropriate recommended operating voltage should be supplied to the  $V_{DDIO}$  and  $V_{DDA}$  pins. In this case, the  $V_{DD}$  voltage needed by the core logic will be generated by the VREG. Each  $V_{DD}$  pin requires on the order of 1.2  $\mu$ F (minimum) capacitance for proper regulation of the VREG. These capacitors should be located as close as possible to the  $V_{DD}$  pins.


#### 3.8.1.2 Disabling the On-chip VREG

To conserve power, it is also possible to disable the on-chip VREG and supply the core logic voltage to the  $V_{DD}$  pins with a more efficient external regulator. To enable this option, the VREGENZ pin must be tied high.

# 3.8.2 On-chip Power-On Reset (POR) and Brown-Out Reset (BOR) Circuit

Two on-chip supervisory circuits, the power-on reset (POR) and the brown-out reset (BOR) remove the burden of monitoring the  $V_{DD}$  and  $V_{DDIO}$  supply rails from the application board. The purpose of the POR is to create a clean reset throughout the device during the entire power-up procedure. The trip point is a looser, lower trip point than the BOR, which watches for dips in the  $V_{DD}$  or  $V_{DDIO}$  rail during device operation. The POR function is present on both  $V_{DD}$  and  $V_{DDIO}$  rails at all times. After initial device power-up, the BOR function is present on  $V_{DDIO}$  at all times, and on  $V_{DD}$  when the internal VREG is enabled (VREGENZ pin is tied low). Both functions tie the  $\overline{XRS}$  pin low when one of the voltages is below their respective trip point. Additionally, when the internal voltage regulator is enabled, an over-voltage protection circuit will tie  $\overline{XRS}$  low if the  $V_{DD}$  rail rises above its trip point. See Section 5 for the various trip points as well as the delay time for the device to release the  $\overline{XRS}$  pin after the under/over-voltage condition is removed. Figure 3-10 shows the VREG, POR, and BOR. To disable both the  $V_{DD}$  and  $V_{DDIO}$  BOR functions, a bit is provided in the BORCFG register. See the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18) for details.





- A. WDRST is the reset signal from the CPU-watchdog.
- B. PBRS is the reset signal from the POR/BOR module.

Figure 3-10. VREG + POR + BOR + Reset Signal Connectivity



# 3.9 System Control

This section describes the oscillator and clocking mechanisms, the watchdog function and the low power modes.


Table 3-14. PLL, Clocking, Watchdog, and Low-Power Mode Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION <sup>(1)</sup>
BORCFG	0x00 0985	1	BOR Configuration Register
XCLK	0x00 7010	1	XCLKOUT Control
PLLSTS	0x00 7011	1	PLL Status Register
CLKCTL	0x00 7012	1	Clock Control Register
PLLLOCKPRD	0x00 7013	1	PLL Lock Period
INTOSC1TRIM	0x00 7014	1	Internal Oscillator 1 Trim Register
INTOSC2TRIM	0x00 7016	1	Internal Oscillator 2 Trim Register
PCLKCR2	0x00 7019	1	Peripheral Clock Control Register 2
LOSPCP	0x00 701B	1	Low-Speed Peripheral Clock Prescaler Register
PCLKCR0	0x00 701C	1	Peripheral Clock Control Register 0
PCLKCR1	0x00 701D	1	Peripheral Clock Control Register 1
LPMCR0	0x00 701E	1	Low Power Mode Control Register 0
PCLKCR3	0x00 7020	1	Peripheral Clock Control Register 3
PLLCR	0x00 7021	1	PLL Control Register
SCSR	0x00 7022	1	System Control and Status Register
WDCNTR	0x00 7023	1	Watchdog Counter Register
WDKEY	0x00 7025	1	Watchdog Reset Key Register
WDCR	0x00 7029	1	Watchdog Control Register
PLL2CTL	0x00 7030	1	PLL2 Configuration Register
PLL2MULT	0x00 7032	1	PLL2 Multiplier Register
PLL2STS	0x00 7034	1	PLL2 Lock Status Register
SYSCLK2CNTR	0x00 7036	1	SYSCLK2 Clock Counter Register
EPWMCFG	0x00 703A	1	ePWM DMA/CLA Configuration Register

<sup>(1)</sup> All registers in this table are EALLOW protected.



Figure 3-11 shows the various clock domains that are discussed. Figure 3-12 shows the various clock sources (both internal and external) that can provide a clock for device operation.




CLKIN is the clock into the CPU. It is passed out of the CPU as SYSCLKOUT (that is, CLKIN is the same frequency as SYSCLKOUT).

Figure 3-11. Clock and Reset Domains

Submit Documentation Feedback





- A. Register loaded from TI OTP-based calibration function.
- See Section 3.9.4 for details on missing clock detection.

Figure 3-12. Clock Tree

TMS320F28064 TMS320F28063 TMS320F28062



#### 3.9.1 Internal Zero Pin Oscillators

The F2806x devices contain two independent internal zero pin oscillators. By default both oscillators are turned on at power up, and internal oscillator 1 is the default clock source at this time. For power savings, unused oscillators may be powered down by the user. The center frequency of these oscillators is determined by their respective oscillator trim registers, written to in the calibration routine as part of the boot ROM execution. See Section 6, Peripheral and Electrical Specifications, for more information on these oscillators.

# 3.9.2 Crystal Oscillator Option

The typical specifications for the external quartz crystal (fundamental mode, parallel resonant) are listed in Table 3-15. Furthermore, ESR range = 30 to 150  $\Omega$ .

Table 3-15. Typical Specifications for External Quartz Crystal (1)

FREQUENCY (MHz)	R <sub>d</sub> (Ω)	C <sub>L1</sub> (pF)	C <sub>L2</sub> (pF)
5	2200	18	18
10	470	15	15
15	0	15	15
20	0	12	12

(1) C<sub>shunt</sub> should be less than or equal to 5 pF.




Figure 3-13. Using the On-chip Crystal Oscillator

#### **NOTE**

- C<sub>L1</sub> and C<sub>L2</sub> are the total capacitance of the circuit board and components excluding the IC and crystal. The value is usually approximately twice the value of the crystal's load capacitance.
- The load capacitance of the crystal is described in the crystal specifications of the manufacturers.
- 3. TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the MCU chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise the customer regarding the proper tank component values that will produce proper start up and stability over the entire operating range.




Figure 3-14. Using a 3.3-V External Oscillator



# 3.9.3 PLL-Based Clock Module

The devices have an on-chip, PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The PLL has a 5-bit ratio control PLLCR[DIV] to select different CPU clock rates. The watchdog module should be disabled before writing to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which takes 1 ms. The input clock and PLLCR[DIV] bits should be chosen in such a way that the output frequency of the PLL (VCOCLK) is at least 50 MHz.

Table 3-16. PLL Settings

DI LODIDIG VALUE(1) (2)	SYSCLKOUT (CLKIN)				
PLLCR[DIV] VALUE <sup>(1)</sup> (2)	PLLSTS[DIVSEL] = 0 or 1 <sup>(3)</sup>	PLLSTS[DIVSEL] = 2	PLLSTS[DIVSEL] = 3		
00000 (PLL bypass)	OSCCLK/4 (Default) <sup>(1)</sup>	OSCCLK/2	OSCCLK		
00001	(OSCCLK * 1)/4	(OSCCLK * 1)/2	(OSCCLK * 1)/1		
00010	(OSCCLK * 2)/4	(OSCCLK * 2)/2	(OSCCLK * 2)/1		
00011	(OSCCLK * 3)/4	(OSCCLK * 3)/2	(OSCCLK * 3)/1		
00100	(OSCCLK * 4)/4	(OSCCLK * 4)/2	(OSCCLK * 4)/1		
00101	(OSCCLK * 5)/4	(OSCCLK * 5)/2	(OSCCLK * 5)/1		
00110	(OSCCLK * 6)/4	(OSCCLK * 6)/2	(OSCCLK * 6)/1		
00111	(OSCCLK * 7)/4	(OSCCLK * 7)/2	(OSCCLK * 7)/1		
01000	(OSCCLK * 8)/4	(OSCCLK * 8)/2	(OSCCLK * 8)/1		
01001	(OSCCLK * 9)/4	(OSCCLK * 9)/2	(OSCCLK * 9)/1		
01010	(OSCCLK * 10)/4	(OSCCLK * 10)/2	(OSCCLK * 10)/1		
01011	(OSCCLK * 11)/4	(OSCCLK * 11)/2	(OSCCLK * 11)/1		
01100	(OSCCLK * 12)/4	(OSCCLK * 12)/2	(OSCCLK * 12)/1		
01101	(OSCCLK * 13)/4	(OSCCLK * 13)/2	(OSCCLK * 13)/1		
01110	(OSCCLK * 14)/4	(OSCCLK * 14)/2	(OSCCLK * 14)/1		
01111	(OSCCLK * 15)/4	(OSCCLK * 15)/2	(OSCCLK * 15)/1		
10000	(OSCCLK * 16)/4	(OSCCLK * 16)/2	(OSCCLK * 16)/1		

<sup>(1)</sup> The PLL control register (PLLCR) and PLL Status Register (PLLSTS) are reset to their default state by the XRS signal or a watchdog reset only. A reset issued by the debugger or the missing clock detect logic has no effect.

**Table 3-17. CLKIN Divide Options** 

PLLSTS [DIVSEL]	CLKIN DIVIDE
0	/4
1	/4
2	/2
3	/1

<sup>(2)</sup> This register is EALLOW protected. See the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18) for more information.

<sup>(3)</sup> By default, PLLSTS[DIVSEL] is configured for /4. (The boot ROM changes this to /1.) PLLSTS[DIVSEL] must be 0 before writing to the PLLCR and should be changed only after PLLSTS[PLLLOCKS] = 1.

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

The PLL-based clock module provides four modes of operation:

- INTOSC1 (Internal Zero-pin Oscillator 1): This is the on-chip internal oscillator 1. This can provide the clock for the Watchdog block, core and CPU-Timer 2
- INTOSC2 (Internal Zero-pin Oscillator 2): This is the on-chip internal oscillator 2. This can provide the clock for the Watchdog block, core and CPU-Timer 2. Both INTOSC1 and INTOSC2 can be independently chosen for the Watchdog block, core and CPU-Timer 2.
- Crystal/Resonator Operation: The on-chip (crystal) oscillator enables the use of an external crystal/resonator attached to the device to provide the time base. The crystal/resonator is connected to the X1/X2 pins. Some devices may not have the X1/X2 pins. See Table 3-6 for details.
- External Clock Source Operation: If the on-chip (crystal) oscillator is not used, this mode allows it to
  be bypassed. The device clocks are generated from an external clock source input on the XCLKIN pin.
  Note that the XCLKIN is multiplexed with GPIO19 or GPIO38 pin. The XCLKIN input can be selected
  as GPIO19 or GPIO38 via the XCLKINSEL bit in XCLK register. The CLKCTL[XCLKINOFF] bit
  disables this clock input (forced low). If the clock source is not used or the respective pins are used as
  GPIOs, the user should disable at boot time.

Before changing clock sources, ensure that the target clock is present. If a clock is not present, then that clock source must be disabled (using the CLKCTL register) before switching clocks.

**Table 3-18. Possible PLL Configuration Modes** 

PLL MODE	REMARKS	PLLSTS[DIVSEL]	CLKIN AND SYSCLKOUT
PLL Off	Invoked by the user setting the PLLOFF bit in the PLLSTS register. The PLL block is disabled in this mode. This can be useful to reduce system noise and for low power operation. The PLLCR register must first be set to 0x0000 (PLL Bypass) before entering this mode. The CPU clock (CLKIN) is derived directly from the input clock on either X1/X2, X1 or XCLKIN.	0, 1 2 3	OSCCLK/4 OSCCLK/2 OSCCLK/1
PLL Bypass	PLL Bypass is the default PLL configuration upon power-up or after an external reset (XRS). This mode is selected when the PLLCR register is set to 0x0000 or while the PLL locks to a new frequency after the PLLCR register has been modified. In this mode, the PLL itself is bypassed but the PLL is not turned off.	0, 1 2 3	OSCCLK/4 OSCCLK/2 OSCCLK/1
PLL Enable <sup>(1)</sup>	Achieved by writing a non-zero value n into the PLLCR register. Upon writing to the PLLCR the device will switch to PLL Bypass mode until the PLL locks.	0, 1 2 3	OSCCLK * n/4 OSCCLK * n/2 OSCCLK * n/1

<sup>1)</sup> PLLSTS[DIVSEL] should not be set to /1 mode while the PLL is enabled.

# 3.9.4 Loss of Input Clock (NMI Watchdog Function)

The 2806x devices may be clocked from either one of the internal zero-pin oscillators (INTOSC1/INTOSC2), the on-chip crystal oscillator, or from an external clock input. Regardless of the clock source, in PLL-enabled and PLL-bypass mode, if the input clock to the PLL vanishes, the PLL will issue a limp-mode clock at its output. This limp-mode clock continues to clock the CPU and peripherals at a typical frequency of 1–5 MHz.

When the limp mode is activated, a CLOCKFAIL signal is generated that is latched as an NMI interrupt. Depending on how the NMIRESETSEL bit has been configured, a reset to the device can be fired immediately or the NMI watchdog counter can issue a reset when it overflows. In addition to this, the Missing Clock Status (MCLKSTS) bit is set. The NMI interrupt could be used by the application to detect the input clock failure and initiate necessary corrective action such as switching over to an alternative clock source (if available) or initiate a shut-down procedure for the system.

If the software does not respond to the clock-fail condition, the NMI watchdog triggers a reset after a preprogrammed time interval. Figure 3-15 shows the interrupt mechanisms involved.






Figure 3-15. NMI-Watchdog

# 3.9.5 CPU-Watchdog Module

The CPU-watchdog module on the 2806x device is similar to the one used on the 281x/280x/283xx devices. This module generates an output pulse, 512 oscillator clocks wide (OSCCLK), whenever the 8-bit watchdog up counter has reached its maximum value. To prevent this, the user must disable the counter or the software must periodically write a 0x55 + 0xAA sequence into the watchdog key register that resets the watchdog counter. Figure 3-16 shows the various functional blocks within the watchdog module.

Normally, when the input clocks are present, the CPU-watchdog counter decrements to initiate a CPU-watchdog reset or WDINT interrupt. However, when the external input clock fails, the CPU-watchdog counter stops decrementing (i.e., the watchdog counter does not change with the limp-mode clock).


## NOTE

The CPU-watchdog is different from the NMI watchdog. It is the legacy watchdog that is present in all 28x devices.

#### NOTE

Applications in which the correct CPU operating frequency is absolutely critical should implement a mechanism by which the MCU will be held in reset, should the input clocks ever fail. For example, an R-C circuit may be used to trigger the  $\overline{XRS}$  pin of the MCU, should the capacitor ever get fully charged. An I/O pin may be used to discharge the capacitor on a periodic basis to prevent it from getting fully charged. Such a circuit would also help in detecting failure of the flash memory.





A. The WDRST signal is driven low for 512 OSCCLK cycles.

Figure 3-16. CPU-Watchdog Module

The WDINT signal enables the watchdog to be used as a wakeup from IDLE/STANDBY mode.

In STANDBY mode, all peripherals are turned off on the device. The only peripheral that remains functional is the CPU-watchdog. This module will run off OSCCLK. The WDINT signal is fed to the LPM block so that it can wake the device from STANDBY (if enabled). See Section 3.10, Low-power Modes Block, for more details.

In IDLE mode, the WDINT signal can generate an interrupt to the CPU, via the PIE, to take the CPU out of IDLE mode.

In HALT mode, the CPU-watchdog can be used to wake up the device through a device reset.



#### 3.10 Low-power Modes Block

Table 3-19 summarizes the various modes.

Table 3-19. Low-power Modes

MODE	LPMCR0(1:0)	OSCCLK	CLKIN	SYSCLKOUT	EXIT <sup>(1)</sup>
IDLE	00	On	On	On	XRS, CPU-watchdog interrupt, any enabled interrupt
STANDBY	01	On (CPU-watchdog still running)	Off	Off	XRS, CPU-watchdog interrupt, GPIO Port A signal, debugger <sup>(2)</sup>
HALT <sup>(3)</sup>	1X	Off (on-chip crystal oscillator and PLL turned off, zero-pin oscillator and CPU-watchdog state dependent on user code.)	Off	Off	XRS, GPIO Port A signal, debugger <sup>(2)</sup> , CPU-watchdog

<sup>(1)</sup> The Exit column lists which signals or under what conditions the low power mode is exited. A low signal, on any of the signals, exits the low power condition. This signal must be kept low long enough for an interrupt to be recognized by the device. Otherwise, the low-power mode will not be exited and the device will go back into the indicated low power mode.

- (2) The JTAG port can still function even if the CPU clock (CLKIN) is turned off.
- (3) The WDCLK must be active for the device to go into HALT mode.

The various low-power modes operate as follows:

IDLE Mode: This mode is exited by any enabled interrupt that is recognized by the

processor. The LPM block performs no tasks during this mode as long as

the LPMCR0(LPM) bits are set to 0,0.

STANDBY Mode: Any GPIO port A signal (GPIO[31:0]) can wake the device from STANDBY

mode. The user must select which signal(s) will wake the device in the GPIOLPMSEL register. The selected signal(s) are also qualified by the OSCCLK before waking the device. The number of OSCCLKs is specified in

the LPMCR0 register.

HALT Mode: CPU-watchdog, XRS, and any GPIO port A signal (GPIO[31:0]) can wake

the device from HALT mode. The user selects the signal in the

GPIOLPMSEL register.

# NOTE

The low-power modes do not affect the state of the output pins (PWM pins included). They will be in whatever state the code left them in when the IDLE instruction was executed. See the "Systems Control and Interrupts" chapter of the *TMS320x2806x Piccolo Technical Reference Manual* (literature number SPRUH18) for more details.



# 4 Device and Documentation Support

# 4.1 Getting Started

This section gives a brief overview of the steps to take when first developing for a C28x device. For more detail on each of these steps, see the following:

- Getting Started With TMS320C28x Digital Signal Controllers (literature number SPRAAM0).
- C2000 Getting Started Website (http://www.ti.com/c2000getstarted)
- TMS320F28x MCU Development and Experimenter's Kits (http://www.ti.com/f28xkits)

# 4.2 Development Support

Texas Instruments (TI) offers an extensive line of development tools for the C28x<sup>™</sup> generation of MCUs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 2806x-based applications:

# **Software Development Tools**

- Code Composer Studio™ Integrated Development Environment (IDE)
  - C/C++ Compiler
  - Code generation tools
  - Assembler/Linker
  - Cycle Accurate Simulator
- Application algorithms
- Sample applications code

#### **Hardware Development Tools**

- Development and evaluation boards
- JTAG-based emulators XDS510<sup>™</sup> class, XDS560<sup>™</sup> emulator, XDS100
- Flash programming tools
- Power supply
- Documentation and cables

# 4.3 Device and Development Support Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ MCU devices and support tools. Each TMS320™ MCU commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., **TMX**320F28069). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

**TMX** Experimental device that is not necessarily representative of the final device's electrical specifications

**TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

**TMS** Fully qualified production device



Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing

**TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, S). Figure 4-1 provides a legend for reading the complete device name for any family member.





Figure 4-1. Device Nomenclature

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011





www.ti.com

#### 4.4 **Documentation Support**

Extensive documentation supports all of the TMS320™ MCU family generations of devices from product announcement through applications development. The types of documentation available include: data sheets and data manuals, with design specifications; and hardware and software applications.

See the TMS320x28xx, 28xxx DSP Peripheral Reference Guide (literature number SPRU566) for more information on types of peripherals. See the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18) for more information about each peripheral.

The following documents can be downloaded from the TI website (www.ti.com):

#### Data Manual/Errata

**SPRS698** TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066, TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062 Piccolo Microcontrollers Data Manual contains the pinout, signal descriptions, as well as electrical and timing specifications for the 2806x devices.

TMS320F28069, TMS320F28068, TMS320F28067, TMS320F28066, TMS320F28065, SPRZ342 TMS320F28064, TMS320F28063, TMS320F28062 Piccolo MCU Silicon Errata describes known advisories on silicon and provides workarounds.

#### **CPU User's Guides**

**SPRU430** TMS320C28x CPU and Instruction Set Reference Guide describes the central processing unit (CPU) and the assembly language instructions of the TMS320C28x fixed-point digital signal processors (DSPs). It also describes emulation features available on these DSPs.

#### **Peripheral Guides and Technical Reference Manuals**

TMS320x28xx, 28xxx DSP Peripheral Reference Guide describes the peripheral reference SPRU566 guides of the 28x digital signal processors (DSPs).

**SPRUH18** TMS320x2806x Piccolo Technical Reference Manual details the integration, the environment, the functional description, and the programming models for each peripheral and subsystem in the device.

#### **Tools Guides**

**SPRU513** TMS320C28x Assembly Language Tools v5.0.0 User's Guide describes the assembly language tools (assembler and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the TMS320C28x device.

**SPRU514** TMS320C28x Optimizing C/C++ Compiler v5.0.0 User's Guide describes the TMS320C28x<sup>™</sup> C/C++ compiler. This compiler accepts ANSI standard C/C++ source code and produces TMS320 DSP assembly language source code for the TMS320C28x device.

**SPRU608** TMS320C28x Instruction Set Simulator Technical Overview describes the simulator. available within the Code Composer Studio for TMS320C2000 IDE, that simulates the instruction set of the C28x<sup>™</sup> core.



# 4.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

- <u>TI E2E Community</u> *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.



# 5 Device Operating Conditions

# 5.1 Absolute Maximum Ratings (1) (2)

Supply voltage range, V <sub>DDIO</sub> (I/O and Flash)	with respect to V <sub>SS</sub>	-0.3 V to 4.6 V
Supply voltage range, V <sub>DD</sub>	with respect to V <sub>SS</sub>	–0.3 V to 2.5 V
Analog voltage range, V <sub>DDA</sub>	with respect to V <sub>SSA</sub>	-0.3 V to 4.6 V
Input voltage range, V <sub>IN</sub> (3.3 V)		-0.3 V to 4.6 V
Output voltage range, V <sub>O</sub>		-0.3 V to 4.6 V
Input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0 or V <sub>IN</sub> > V <sub>DDIO</sub> ) <sup>(3)</sup>		±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDIO</sub> )		±20 mA
Junction temperature range, T <sub>J</sub> <sup>(4)</sup>		-40°C to 150°C
Storage temperature range, T <sub>stg</sub> <sup>(4)</sup>		−65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.
- (3) Continuous clamp current per pin is ± 2 mA.
- (4) Long-term high-temperature storage and/or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see IC Package Thermal Metrics Application Report (literature number SPRA953) and Reliability Data for TMS320LF24xx and TMS320F28xx Devices Application Report (literature number SPRA963).

# 5.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Device supply voltage, I/O, V <sub>DDIO</sub> <sup>(1)</sup>		2.97	3.3	3.63	V
Device supply voltage CPU, V <sub>DD</sub> (When internal VREG is disabled and 1.8 V is supplied externally)		1.71	1.8	1.995	V
Supply ground, V <sub>SS</sub>			0		V
Analog supply voltage, V <sub>DDA</sub> <sup>(1)</sup>		2.97	3.3	3.63	V
Analog ground, V <sub>SSA</sub>			0		V
Device clock frequency (system clock)		2		80	MHz
High-level input voltage, V <sub>IH</sub> (3.3 V)		2		$V_{DDIO} + 0.3$	V
Low-level input voltage, V <sub>IL</sub> (3.3 V)		$V_{SS} - 0.3$		0.8	V
High-level output source current, $V_{OH} = V_{OH(MIN)}$ , $I_{OH}$	All GPIO/AIO pins		-4		mA
	Group 2 <sup>(2)</sup>		-8		mA
Low-level output sink current, V <sub>OL</sub> = V <sub>OL(MAX)</sub> , I <sub>OL</sub>	All GPIO/AIO pins		4		mA
	Group 2 <sup>(2)</sup>		8		mA
Junction temperature, T <sub>J</sub> <sup>(3)</sup>	T version	-40		105	
	S version	-40		125	°C
	Q version (Q100 qualification)	-40		125	

<sup>(1)</sup>  $V_{DDIO}$  and  $V_{DDA}$  should be maintained within ~0.3 V of each other.

<sup>(2)</sup> Group 2 pins are as follows: GPIO16, GPIO17, GPIO18, GPIO19, GPIO28, GPIO29, GPIO36, GPIO37.

<sup>(3)</sup> T<sub>A</sub> (Ambient temperature) is product- and application-dependent and can go up to the specified T<sub>J</sub> max of the device.

# **ADVANCE INFORMATION**

#### www.ti.com

# 5.3 Electrical Characteristics<sup>(1)</sup>

NSTRUMENTS

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
\/	High lovel out	out voltogo	I <sub>OH</sub> = I <sub>OH</sub> MAX		2.4			V
$V_{OH}$	High-level out	out voitage	I <sub>OH</sub> = 50 μA		V <sub>DDIO</sub> - 0.2			V
$V_{OL}$	Low-level outp	out voltage	$I_{OL} = I_{OL} MAX$				0.4	V
		Pin with pullup		All GPIO/AIO	-80	-140	-205	
I	Input current	enabled	$V_{DDIO} = 3.3 \text{ V}, V_{IN} = 0 \text{ V}$	XRS pin	-230	-300	-375	μA
<sup>1</sup> 1L	(low level) Pin with pu	Pin with pulldown enabled	V <sub>DDIO</sub> = 3.3 V, V <sub>IN</sub> = 0 V				±2	μπ
la i	Input current	Pin with pullup enabled	$V_{DDIO} = 3.3 \text{ V}, V_{IN} = V_{DDIO}$				±2	
IН	(high level)			28	50	80	μA	
l <sub>OZ</sub>	Output current pulldown disat		V <sub>O</sub> = V <sub>DDIO</sub> or 0 V				±2	μΑ
Cı	Input capacita	nce				2		pF
	V <sub>DDIO</sub> BOR trip	o point	Falling V <sub>DDIO</sub>		2.50	2.78	2.96	V
	V <sub>DDIO</sub> BOR hysteresis Supervisor reset release delay time					35		mV
			Time after BOR/POR/OVR release	event is removed to XRS	400		800	μs
	VREG V <sub>DD</sub> ou	tput	Internal VREG on			1.9		V

<sup>(1)</sup> When the on-chip VREG is used, its output is monitored by the POR/BOR circuit, which will reset the device should the core voltage (V<sub>DD</sub>) go out of range.



# 6 Peripheral and Electrical Specifications

#### 6.1 Parameter Information

# 6.1.1 Timing Parameter Symbology

Timing parameter symbols used are created in accordance with JEDEC Standard 100. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Lowerc meanin	ase subscripts and their gs:	Letters meanin	and symbols and their gs:
а	access time	Н	High
С	cycle time (period)	L	Low
d	delay time	V	Valid
f	fall time	X	Unknown, changing, or don't care level
h	hold time	Z	High impedance
r	rise time		
su	setup time		
t	transition time		
V	valid time		
W	pulse duration (width)		


# 6.1.2 General Notes on Timing Parameters

All output signals from the 28x devices (including XCLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, see the appropriate cycle description section of this document.

#### 6.2 Test Load Circuit

This test load circuit is used to measure all switching characteristics provided in this document.



- A. Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.
- B. The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timing.

Figure 6-1. 3.3-V Test Load Circuit



# 6.3 Device Clock Table

This section provides the timing requirements and switching characteristics for the various clock options available on the 2806x MCUs. Table 6-1 lists the cycle times of various clocks.

Table 6-1. 2806x Clock Table and Nomenclature (80-MHz Devices)

		MIN	NOM	MAX	UNIT
SASCI KOLIT	t <sub>c(SCO)</sub> , Cycle time	16.67		500	ns
$\begin{array}{c} F \\ SPCLK^{(1)} \\ ADC \; clock \end{array}$	Frequency	2		80	MHz
SPCLK <sup>(1)</sup>	t <sub>c(LCO)</sub> , Cycle time	16.67	66.67 <sup>(2)</sup>		ns
LSPCLK	Frequency		15 <sup>(2)</sup>	80	MHz
SPCLK <sup>(1)</sup>	t <sub>c(ADCCLK)</sub> , Cycle time	16.67			ns
ADC Clock	Frequency			80	MHz

<sup>(1)</sup> Lower LSPCLK will reduce device power consumption.

Table 6-2. Device Clocking Requirements/Characteristics

		MIN	NOM	MAX	UNIT
External oscillator/clock source (XCLKIN pin) — PLL Enabled  External oscillator/clock source (XCLKIN pin) — PLL Disabled  Limp mode SYSCLKOUT (with /2 enabled)	t <sub>c(OSC)</sub> , Cycle time	50		200	ns
(Crystal/Resonator)	Frequency	5		20	MHz
External oscillator/clock source	t <sub>c(CI)</sub> , Cycle time (C8)	33.3		200	ns
(XCLKIN pin) — PLL Enabled	Frequency	5		30	MHz
External oscillator/clock source	t <sub>c(CI)</sub> , Cycle time (C8)	33.33		200 20 200 30 250 30	ns
(XCLKIN pin) — PLL Disabled	Frequency	4		30	MHz
Limp mode SYSCLKOUT (with /2 enabled)	Frequency range		1 to 5		MHz
VOLKOLIT	t <sub>c(XCO)</sub> , Cycle time (C1)	66.67		2000	ns
ACLROUT	Frequency	0.5	200   200   5   20   1   30   1   30   1   1 to 5   7   2000	MHz	
PLL lock time <sup>(1)</sup>	t <sub>p</sub>			1	ms

<sup>(1)</sup> The PLLLOCKPRD register must be updated based on the number of OSCCLK cycles. If the zero-pin internal oscillators (10 MHz) are used as the clock source, then the PLLLOCKPRD register must be written with a value of 10,000 (minimum).

<sup>(2)</sup> This is the default reset value if SYSCLKOUT = 80 MHz.



# Table 6-3. Internal Zero-Pin Oscillator (INTOSC1/INTOSC2) Characteristics

PARAMETER	MIN	TYP	MAX	UNIT	
Internal zero-pin oscillator 1 (INTOSC1) at 30°C (1)(2)	Frequency		10.000		MHz
Internal zero-pin oscillator 2 (INTOSC2) at 30°C <sup>(1)(2)</sup>	Frequency		10.000		MHz
Step size (coarse trim)			55		kHz
Step size (fine trim)			14		kHz
Temperature drift <sup>(3)</sup>			3.03	4.85	kHz/°C
Voltage (V <sub>DD</sub> ) drift <sup>(3)</sup>			175		Hz/mV

- (1) In order to achieve better oscillator accuracy (10 MHz ± 1% or better) than shown, refer to the Oscillator Compensation Guide Application Report (literature number SPRAB84).
- (2) Frequency range ensured only when  $\overline{\text{VREG is enabled}}$ ,  $\overline{\text{VREGENZ}} = V_{SS}$ .
- (3) Output frequency of the internal oscillators follows the direction of both the temperature gradient and voltage (V<sub>DD</sub>) gradient. For example:
  - · Increase in temperature will cause the output frequency to increase per the temperature coefficient.
  - Decrease in voltage (V<sub>DD</sub>) will cause the output frequency to decrease per the voltage coefficient.




Figure 6-2. Zero-Pin Oscillator Frequency Movement With Temperature



# 6.4 Clock Requirements and Characteristics

# Table 6-4. XCLKIN Timing Requirements - PLL Enabled

NO.		MIN	MAX	UNIT
C9	$t_{f(CI)}$ Fall time, XCLKIN		6	ns
C10	$t_{r(CI)}$ Rise time, XCLKIN		6	ns
C11	t <sub>w(CIL)</sub> Pulse duration, XCLKIN low as a percentage of t <sub>c(OSCCLK)</sub>	45	55	%
C12	t <sub>w(CIH)</sub> Pulse duration, XCLKIN high as a percentage of t <sub>c(OSCCLK)</sub>	45	55	%

# Table 6-5. XCLKIN Timing Requirements - PLL Disabled


NO.				MIN	MAX	UNIT
C9	t <sub>f(CI)</sub>	Fall time, XCLKIN	Up to 20 MHz		6	ns
			20 MHz to 30 MHz		2	
C10	t <sub>r(CI)</sub>	Rise time, XCLKIN	Up to 20 MHz		6	ns
			20 MHz to 30 MHz		2	
C11	t <sub>w(CIL)</sub>	Pulse duration, XCLKIN low as a percentage of t <sub>c(OSCCLK)</sub>		45	55	%
C12	t <sub>w(CIH)</sub>	Pulse duration, XCLKIN high as a percentage of t <sub>c(OSCCLK)</sub>		45	55	%

The possible configuration modes are shown in Table 3-18.

# Table 6-6. XCLKOUT Switching Characteristics (PLL Bypassed or Enabled) (1)(2)

NO.	PARAMETER	MIN	TYP MA	X UNIT
C3	$t_{f(XCO)}$ Fall time, XCLKOUT			ns
C4	$t_{r(XCO)}$ Rise time, XCLKOUT			ns
C5	$t_{w(XCOL)}$ Pulse duration, XCLKOUT low	H – 2	H +	2 ns
C6	t <sub>w(XCOH)</sub> Pulse duration, XCLKOUT high	H – 2	H +	2 ns

- (1) A load of 40 pF is assumed for these parameters.
- (2)  $H = 0.5t_{c(XCO)}$




- A. The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveform relationship shown is intended to illustrate the timing parameters only and may differ based on actual configuration.
- B. XCLKOUT configured to reflect SYSCLKOUT.

Figure 6-3. Clock Timing



# 6.5 Power Sequencing

There is no power sequencing requirement needed to ensure the device is in the proper state after reset or to prevent the I/Os from glitching during power up/down. However, it is recommended that no voltage larger than a diode drop (0.7 V) should be applied to any pin prior to powering up the device. Voltages applied to pins on an unpowered device can bias internal p-n junctions in unintended ways and produce unpredictable results.



- A. Upon power up, SYSCLKOUT is OSCCLK/4. Since the XCLKOUTDIV bits in the XCLK register come up with a reset state of 0, SYSCLKOUT is further divided by 4 before it appears at XCLKOUT. XCLKOUT = OSCCLK/16 during this phase.
- B. Boot ROM configures the DIVSEL bits for /1 operation. XCLKOUT = OSCCLK/4 during this phase. Note that XCLKOUT will not be visible at the pin until explicitly configured by user code.
- C. After reset, the boot ROM code samples Boot Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If boot ROM code executes after power-on conditions (in debugger environment), the boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT will be based on user environment and could be with or without PLL enabled.
- D. Using the  $\overline{XRS}$  pin is optional due to the on-chip power-on reset (POR) circuitry.

Figure 6-4. Power-on Reset



# Table 6-7. Reset (XRS) Timing Requirements


		MIN	NOM	MAX	UNIT
t <sub>h(boot-mode)</sub>	Hold time for boot-mode pins	1000t <sub>c(SCO)</sub>			cycles
t <sub>w(RSL2)</sub>	Pulse duration, XRS low on warm reset	32t <sub>c(OSCCLK)</sub>			cycles

# Table 6-8. Reset (XRS) Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>w(RSL1)</sub>	Pulse duration, XRS driven by device			600		μs
t <sub>w(WDRS)</sub>	Pulse duration, reset pulse generated by watchdog			512t <sub>c(OSCCLK)</sub>		cycles
t <sub>d(EX)</sub>	Delay time, address/data valid after XRS high			32t <sub>c(OSCCLK)</sub>		cycles
t <sub>INTOSCST</sub>	Start up time, internal zero-pin oscillator			3		μs
toscst <sup>(1)</sup>	On-chip crystal-oscillator start-up time		1	10		ms

Dependent on crystal/resonator and board design.



After reset, the Boot ROM code samples BOOT Mode pins. Based on the status of the Boot Mode pin, the boot code branches to destination memory or boot code function. If Boot ROM code executes after power-on conditions (in debugger environment), the Boot code execution time is based on the current SYSCLKOUT speed. The SYSCLKOUT will be based on user environment and could be with or without PLL enabled.

Figure 6-5. Warm Reset

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

Figure 6-6 shows an example for the effect of writing into PLLCR register. In the first phase, PLLCR = 0x0004 and SYSCLKOUT = OSCCLK x 2. The PLLCR is then written with 0x0008. Right after the PLLCR register is written, the PLL lock-up phase begins. During this phase, SYSCLKOUT = OSCCLK/2. After the PLL lock-up is complete, SYSCLKOUT reflects the new operating frequency, OSCCLK x 4.




Figure 6-6. Example of Effect of Writing Into PLLCR Register



# 6.6 Current Consumption

#### Table 6-9. TMS320F2806x Current Consumption at 80-MHz SYSCLKOUT

		,	VREG ENA	ABLED			٧	REG DISA	BLED		
MODE	TEST CONDITIONS	I <sub>DDIO</sub>	(1)	I <sub>DD</sub> ,	A <sup>(2)</sup>	I <sub>DE</sub>	)	I <sub>DDI</sub>	o <sup>(1)</sup>	I <sub>DD</sub>	A <sup>(2)</sup>
		TYP <sup>(3)</sup>	MAX	TYP <sup>(3)</sup>	MAX	TYP <sup>(3)</sup>	MAX	TYP <sup>(3)</sup>	MAX	I <sub>DDA</sub> <sup>(2)</sup>	MAX
Operational (Flash)	The following peripheral clocks are enabled:  • ePWM1/2/3/4/5/6/7/8  • eCAP1/2/3  • eQEP1/2  • eCAN  • CLA  • HRPWM  • SCI-A/B  • SPI-A/B  • ADC  • I2C  • COMP1/2/3  • CPU-TIMER0/1/2  • McBSP  • HRCAP  All PWM pins are toggled at 60 kHz.  All I/O pins are left unconnected. (4) (5) Code is running out of flash with 2 wait-states. XCLKOUT is turned off.	140 mA <sup>(6)</sup>		16 mA		130 mA <sup>(6)</sup>		7 mA		16 mA	
IDLE	Flash is powered down. XCLKOUT is turned off. All peripheral clocks are turned off.	21 mA		300 μΑ		18 mA		400 μΑ		300 µA	
STANDBY	Flash is powered down. Peripheral clocks are off.	7 mA		300 μΑ		6 mA		400 μΑ		300 μΑ	
HALT	Flash is powered down. Peripheral clocks are off. Input clock is disabled. (7)	3 mA		300 μΑ		2 mA		120 μΑ		300 μΑ	

- (1) I<sub>DDIO</sub> current is dependent on the electrical loading on the I/O pins.
- (2) In order to realize the I<sub>DDA</sub> currents shown for IDLE, STANDBY, and HALT, clock to the ADC module must be turned off explicitly by writing to the PCLKCR0 register.
- (3) The TYP numbers are applicable over room temperature and nominal voltage.
- (4) The following is done in a loop:
  - Data is continuously transmitted out of SPI-A/B, SCI-A, eCAN-A, McBSP-A, and I2C ports.
  - The hardware multiplier is exercised.
  - · Watchdog is reset.
  - ADC is performing continuous conversion.
  - COMP1/2 are continuously switching voltages.
  - GPIO17 is toggled.
- (5) CLA is continuously performing polynomial calculations.
- (6) For F2806x devices that do not have CLA, subtract the I<sub>DD</sub> current number for CLA (see Table 6-10) from the I<sub>DD</sub> (VREG disabled)/I<sub>DDIO</sub> (VREG enabled) current numbers shown in Table 6-9 for operational mode.
- (7) If a quartz crystal or ceramic resonator is used as the clock source, the HALT mode shuts down the on-chip crystal oscillator.

# **NOTE**

The peripheral - I/O multiplexing implemented in the device prevents all available peripherals from being used at the same time. This is because more than one peripheral function may share an I/O pin. It is, however, possible to turn on the clocks to all the peripherals at the same time, although such a configuration is not useful. If this is done, the current drawn by the device will be more than the numbers specified in the current consumption tables.

TMS320F28064 TMS320F28063 TMS320F28062



# 6.6.1 Reducing Current Consumption

The 2806x devices incorporate a method to reduce the device current consumption. Since each peripheral unit has an individual clock-enable bit, significant reduction in current consumption can be achieved by turning off the clock to any peripheral module that is not used in a given application. Furthermore, any one of the three low-power modes could be taken advantage of to reduce the current consumption even further. Table 6-10 indicates the typical reduction in current consumption achieved by turning off the clocks.

Table 6-10. Typical Current Consumption by Various Peripherals (at 80 MHz)<sup>(1)</sup>

PERIPHERAL MODULE <sup>(2)</sup>	I <sub>DD</sub> CURRENT REDUCTION (mA)			
ADC	2 <sup>(3)</sup>			
I2C	3			
ePWM	2			
eCAP	2			
eQEP	2			
SCI	2			
SPI	2			
COMP/DAC	1			
HRPWM	3			
CPU-TIMER	1			
Internal zero-pin oscillator	0.5			
CAN	2.5			
CLA	20			
McBSP	6			

- (1) All peripheral clocks (except CPU Timer clock) are disabled upon reset. Writing to/reading from peripheral registers is possible only after the peripheral clocks are turned on.
- (2) For peripherals with multiple instances, the current quoted is per module. For example, the 2 mA value quoted for ePWM is for one ePWM module.
- (3) This number represents the current drawn by the digital portion of the ADC module. Turning off the clock to the ADC module results in the elimination of the current drawn by the analog portion of the ADC (I<sub>DDA</sub>) as well.

#### NOTE

I<sub>DDIO</sub> current consumption is reduced by 15 mA (typical) when XCLKOUT is turned off.

#### **NOTE**

The baseline  $I_{DD}$  current (current when the core is executing a dummy loop with no peripherals enabled) is 40 mA, typical. To arrive at the  $I_{DD}$  current for a given application, the current-drawn by the peripherals (enabled by that application) must be added to the baseline  $I_{DD}$  current.


Following are other methods to reduce power consumption further:

- The flash module may be powered down if code is run off SARAM. This results in a current reduction
  of 18 mA (typical) in the V<sub>DD</sub> rail and 13 mA (typical) in the V<sub>DDIO</sub> rail.
- Savings in I<sub>DDIO</sub> may be realized by disabling the pullups on pins that assume an output function.



# 6.7 Emulator Connection Without Signal Buffering for the MCU

Figure 6-7 shows the connection between the MCU and JTAG header for a single-processor configuration. If the distance between the JTAG header and the MCU is greater than 6 inches, the emulation signals must be buffered. If the distance is less than 6 inches, buffering is typically not needed. Figure 6-7 shows the simpler, no-buffering situation. For the pullup/pulldown resistor values, see Section 3.4, Signal Descriptions.



A. See Figure 6-46 for JTAG/GPIO multiplexing.

Figure 6-7. Emulator Connection Without Signal Buffering for the MCU

#### NOTE

The 2806x devices do not have EMU0/EMU1 pins. For designs that have a JTAG Header on-board, the EMU0/EMU1 pins on the header must be tied to  $V_{DDIO}$  through a 4.7-k $\Omega$  (typical) resistor.



# 6.8 Interrupts

Figure 6-8 shows how the various interrupt sources are multiplexed.




Figure 6-8. External and PIE Interrupt Sources



Eight PIE block interrupts are grouped into one CPU interrupt. In total, 12 CPU interrupt groups, with 8 interrupts per group equals 96 possible interrupts. Table 6-11 shows the interrupts used by 2806x devices.

The TRAP #VectorNumber instruction transfers program control to the interrupt service routine corresponding to the vector specified. TRAP #0 attempts to transfer program control to the address pointed to by the reset vector. The PIE vector table does not, however, include a reset vector. Therefore, TRAP #0 should not be used when the PIE is enabled. Doing so will result in undefined behavior.

When the PIE is enabled, TRAP #1 through TRAP #12 will transfer program control to the interrupt service routine corresponding to the first vector within the PIE group. For example: TRAP #1 fetches the vector from INT1.1, TRAP #2 fetches the vector from INT2.1, and so forth.




Figure 6-9. Multiplexing of Interrupts Using the PIE Block



# Table 6-11. PIE MUXed Peripheral Interrupt Vector Table (1)

	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1
INT1.y	WAKEINT	TINT0	ADCINT9	XINT2	XINT1	Reserved	ADCINT2	ADCINT1
	(LPM/WD)	(TIMER 0)	(ADC)	Ext. int. 2	Ext. int. 1	_	(ADC)	(ADC)
	0xD4E	0xD4C	0xD4A	0xD48	0xD46	0xD44	0xD42	0xD40
INT2.y	EPWM8_TZINT	EPWM7_TZINT	EPWM6_TZINT	EPWM5_TZINT	EPWM4_TZINT	EPWM3_TZINT	EPWM2_TZINT	EPWM1_TZINT
	(ePWM8)	(ePWM7)	(ePWM6)	(ePWM5)	(ePWM4)	(ePWM3)	(ePWM2)	(ePWM1)
	0xD5E	0xD5C	0xD5A	0xD58	0xD56	0xD54	0xD52	0xD50
INT3.y	EPWM8_INT	EPWM7_INT	EPWM6_INT	EPWM5_INT	EPWM4_INT	EPWM3_INT	EPWM2_INT	EPWM1_INT
	(ePWM8)	(ePWM7)	(ePWM6)	(ePWM5)	(ePWM4)	(ePWM3)	(ePWM2)	(ePWM1)
	0xD6E	0xD6C	0xD6A	0xD68	0xD66	0xD64	0xD62	0xD60
INT4.y	HRCAP2_INT	HRCAP1_INT	Reserved	Reserved	Reserved	ECAP3_INT	ECAP2_INT	ECAP1_INT
	(HRCAP2)	(HRCAP1)	_	-	-	(eCAP3)	(eCAP2)	(eCAP1)
	0xD7E	0xD7C	0xD7A	0xD78	0xD76	0xD74	0xD72	0xD70
INT5.y	Reserved	Reserved	Reserved	HRCAP4_INT	HRCAP3_INT	Reserved	EQEP2_INT	EQEP1_INT
	-	-	_	(HRCAP4)	(HRCAP3)	_	(eQEP2)	(eQEP1)
	0xD8E	0xD8C	0xD8A	0xD88	0xD86	0xD84	0xD82	0xD80
INT6.y	Reserved	Reserved	MXINTA	MRINTA	SPITXINTB	SPIRXINTB	SPITXINTA	SPIRXINTA
	-	-	(McBSP-A)	(McBSP-A)	(SPI-B)	(SPI-B)	(SPI-A)	(SPI-A)
	0xD9E	0xD9C	0xD9A	0xD98	0xD96	0xD94	0xD92	0xD90
INT7.y	Reserved	Reserved	DINTCH6	DINTCH5	DINTCH4	DINTCH3	DINTCH2	DINTCH1
	-	-	(DMA)	(DMA)	(DMA)	(DMA)	(DMA)	(DMA)
	0xDAE	0xDAC	0xDAA	0xDA8	0xDA6	0xDA4	0xDA2	0xDA0
INT8.y	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	I2CINT2A	I2CINT1A
	-	-	-	-	-	-	(I2C-A)	(I2C-A)
	0xDBE	0xDBC	0xDBA	0xDB8	0xDB6	0xDB4	0xDB2	0xDB0
INT9.y	Reserved	Reserved	ECAN1_INTA	ECAN0_INTA	SCITXINTB	SCIRXINTB	SCITXINTA	SCIRXINTA
	-	-	(CAN-A)	(CAN-A)	(SCI-B)	(SCI-B)	(SCI-A)	(SCI-A)
	0xDCE	0xDCC	0xDCA	0xDC8	0xDC6	0xDC4	0xDC2	0xDC0
INT10.y	ADCINT8	ADCINT7	ADCINT6	ADCINT5	ADCINT4	ADCINT3	ADCINT2	ADCINT1
	(ADC)							
	0xDDE	0xDDC	0xDDA	0xDD8	0xDD6	0xDD4	0xDD2	0xDD0
INT11.y	CLA1_INT8	CLA1_INT7	CLA1_INT6	CLA1_INT5	CLA1_INT4	CLA1_INT3	CLA1_INT2	CLA1_INT1
	(CLA)							
	0xDEE	0xDEC	0xDEA	0xDE8	0xDE6	0xDE4	0xDE2	0xDE0
INT12.y	LUF	LVF	Reserved	Reserved	Reserved	Reserved	Reserved	XINT3
	(CLA)	(CLA)	-	-	-	_	-	Ext. Int. 3
	0xDFE	0xDFC	0xDFA	0xDF8	0xDF6	0xDF4	0xDF2	0xDF0

<sup>(1)</sup> Out of 96 possible interrupts, some interrupts are not used. These interrupts are reserved for future devices. These interrupts can be used as software interrupts if they are enabled at the PIEIFRx level, provided none of the interrupts within the group is being used by a peripheral. Otherwise, interrupts coming in from peripherals may be lost by accidentally clearing their flag while modifying the PIEIFR. To summarize, there are two safe cases when the reserved interrupts could be used as software interrupts:

<sup>•</sup> No peripheral within the group is asserting interrupts.

<sup>•</sup> No peripheral interrupts are assigned to the group (e.g., PIE group 7).



### Table 6-12. PIE Configuration and Control Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION <sup>(1)</sup>	
PIECTRL	0x0CE0	1	PIE, Control Register	
PIEACK	0x0CE1	1	PIE, Acknowledge Register	
PIEIER1	0x0CE2	1	PIE, INT1 Group Enable Register	
PIEIFR1	0x0CE3	1	PIE, INT1 Group Flag Register	
PIEIER2	0x0CE4	1	PIE, INT2 Group Enable Register	
PIEIFR2	0x0CE5	1	PIE, INT2 Group Flag Register	
PIEIER3	0x0CE6	1	PIE, INT3 Group Enable Register	
PIEIFR3	0x0CE7	1	PIE, INT3 Group Flag Register	
PIEIER4	0x0CE8	1	PIE, INT4 Group Enable Register	
PIEIFR4	0x0CE9	1	PIE, INT4 Group Flag Register	
PIEIER5	0x0CEA	1	PIE, INT5 Group Enable Register	
PIEIFR5	0x0CEB	1	PIE, INT5 Group Flag Register	
PIEIER6	0x0CEC	1	PIE, INT6 Group Enable Register	
PIEIFR6	0x0CED	1	PIE, INT6 Group Flag Register	
PIEIER7	0x0CEE	1	PIE, INT7 Group Enable Register	
PIEIFR7	0x0CEF	1	PIE, INT7 Group Flag Register	
PIEIER8	0x0CF0	1	PIE, INT8 Group Enable Register	
PIEIFR8	0x0CF1	1	PIE, INT8 Group Flag Register	
PIEIER9	0x0CF2	1	PIE, INT9 Group Enable Register	
PIEIFR9	0x0CF3	1	PIE, INT9 Group Flag Register	
PIEIER10	0x0CF4	1	PIE, INT10 Group Enable Register	
PIEIFR10	0x0CF5	1	PIE, INT10 Group Flag Register	
PIEIER11	0x0CF6	1	PIE, INT11 Group Enable Register	
PIEIFR11	0x0CF7	1	PIE, INT11 Group Flag Register	
PIEIER12	0x0CF8	1	PIE, INT12 Group Enable Register	
PIEIFR12	0x0CF9	1	PIE, INT12 Group Flag Register	
Reserved	0x0CFA – 0x0CFF	6	Reserved	

The PIE configuration and control registers are not protected by EALLOW mode. The PIE vector table is protected.



#### 6.8.1 External Interrupts

Table 6-13. External Interrupt Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
XINT1CR	0x00 7070	1	XINT1 configuration register
XINT2CR	0x00 7071	1	XINT2 configuration register
XINT3CR	0x00 7072	1	XINT3 configuration register
XINT1CTR	0x00 7078	1	XINT1 counter register
XINT2CTR	0x00 7079	1	XINT2 counter register
XINT3CTR	0x00 707A	1	XINT3 counter register

Each external interrupt can be enabled/disabled or qualified using positive, negative, or both positive and negative edge. For more information, see the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18).

#### 6.8.1.1 External Interrupt Electrical Data/Timing




Figure 6-10. External Interrupt Timing

Table 6-14. External Interrupt Timing Requirements (1)

		TEST CONDITIONS	MIN MAX	UNIT
t <sub>w(INT)</sub> (2)	Pulse duration, INT input low/high	Synchronous	1t <sub>c(SCO)</sub>	cycles
		With qualifier	$1t_{c(SCO)} + t_{w(IQSW)}$	cycles

- (1) For an explanation of the input qualifier parameters, see Table 6-67.
- (2) This timing is applicable to any GPIO pin configured for ADCSOC functionality.

### Table 6-15. External Interrupt Switching Characteristics (1)

	PARAMETER	MIN	MAX	UNIT
t <sub>d(INT)</sub>	Delay time, INT low/high to interrupt-vector fetch	$t_{w(IQSW)}$	) + 12t <sub>c(SCO)</sub>	cycles

(1) For an explanation of the input qualifier parameters, see Table 6-67.



#### 6.9 Control Law Accelerator (CLA) Overview

The control law accelerator extends the capabilities of the C28x CPU by adding parallel processing. Time-critical control loops serviced by the CLA can achieve low ADC sample to output delay. Thus, the CLA enables faster system response and higher frequency control loops. Utilizing the CLA for time-critical tasks frees up the main CPU to perform other system and communication functions concurrently. The following is a list of major features of the CLA.

- Clocked at the same rate as the main CPU (SYSCLKOUT).
- An independent architecture allowing CLA algorithm execution independent of the main C28x CPU.
  - Complete bus architecture:
    - Program address bus and program data bus
    - Data address bus, data read bus, and data write bus
  - Independent eight-stage pipeline.
  - 12-bit program counter (MPC)
  - Four 32-bit result registers (MR0–MR3)
  - Two 16-bit auxillary registers (MAR0, MAR1)
  - Status register (MSTF)
- Instruction set includes:
  - IEEE single-precision (32-bit) floating-point math operations
  - Floating-point math with parallel load or store
  - Floating-point multiply with parallel add or subtract
  - 1/X and 1/sqrt(X) estimations
  - Data type conversions.
  - Conditional branch and call
  - Data load/store operations
- The CLA program code can consist of up to eight tasks or interrupt service routines.
  - The start address of each task is specified by the MVECT registers.
  - No limit on task size as long as the tasks fit within the CLA program memory space.
  - One task is serviced at a time through to completion. There is no nesting of tasks.
  - Upon task completion, a task-specific interrupt is flagged within the PIE.
  - When a task finishes, the next highest-priority pending task is automatically started.
- Task trigger mechanisms:
  - C28x CPU via the IACK instruction
  - Task1 to Task7: the corresponding ADC, ePWM, eQEP, or eCAP module interrupt. For example:
    - Task1: ADCINT1 or EPWM1\_INT
    - Task2: ADCINT2 or EPWM2 INT
    - Task4: ADCINT4 or EPWM4\_INT or EQEPx\_INT or ECAPx\_INT
    - Task7: ADCINT7 or EPWM7\_INT or EQEPx\_INT or ECAPx\_INT
  - Task8: ADCINT8 or by CPU Timer 0 or EQEPx\_INT or ECAPx\_INT.
- Memory and Shared Peripherals:
  - Two dedicated message RAMs for communication between the CLA and the main CPU.
  - The C28x CPU can map CLA program and data memory to the main CPU space or CLA space.
  - The CLA has direct access to the ADC Result registers, comparator registers, and the eCAP, eQEP, and ePWM+HRPWM registers.






Figure 6-11. CLA Block Diagram



#### Table 6-16. CLA Control Registers

REGISTER NAME	CLA1 ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION <sup>(1)</sup>	
MVECT1	0x1400	1	Yes	CLA Interrupt/Task 1 Start Address	
MVECT2	0x1401	1	Yes	CLA Interrupt/Task 2 Start Address	
MVECT3	0x1402	1	Yes	CLA Interrupt/Task 3 Start Address	
MVECT4	0x1403	1	Yes	CLA Interrupt/Task 4 Start Address	
MVECT5	0x1404	1	Yes	CLA Interrupt/Task 5 Start Address	
MVECT6	0x1405	1	Yes	CLA Interrupt/Task 6 Start Address	
MVECT7	0x1406	1	Yes	CLA Interrupt/Task 7 Start Address	
MVECT8	0x1407	1	Yes	CLA Interrupt/Task 8 Start Address	
MCTL	0x1410	1	Yes	CLA Control Register	
MMEMCFG	0x1411	1	Yes	CLA Memory Configure Register	
MPISRCSEL1	0x1414	2	Yes	Peripheral Interrupt Source Select Register 1	
MIFR	0x1420	1	Yes	Interrupt Flag Register	
MIOVF	0x1421	1	Yes	Interrupt Overflow Register	
MIFRC	0x1422	1	Yes	Interrupt Force Register	
MICLR	0x1423	1	Yes	Interrupt Clear Register	
MICLROVF	0x1424	1	Yes	Interrupt Overflow Clear Register	
MIER	0x1425	1	Yes	Interrupt Enable Register	
MIRUN	0x1426	1	Yes	Interrupt RUN Register	
MIPCTL	0x1427	1	Yes	Interrupt Priority Control Register	
MPC <sup>(2)</sup>	0x1428	1	_	CLA Program Counter	
MAR0 <sup>(2)</sup>	0x142A	1	_	CLA Aux Register 0	
MAR1 (2)	0x142B	1	-	CLA Aux Register 1	
MSTF <sup>(2)</sup>	0x142E	2	-	CLA STF Register	
MR0 <sup>(2)</sup>	0x1430	2	-	CLA R0H Register	
MR1 <sup>(2)</sup>	0x1434	2	_	CLA R1H Register	
MR2 <sup>(2)</sup>	0x1438	2	_	CLA R2H Register	
MR3 <sup>(2)</sup>	0x143C	2	_	CLA R3H Register	

<sup>1)</sup> All registers in this table are CSM protected

#### Table 6-17. CLA Message RAM

ADDRESS RANGE	SIZE (x16)	DESCRIPTION
0x1480 - 0x14FF	128	CLA to CPU Message RAM
0x1500 - 0x157F	128	CPU to CLA Message RAM

<sup>(2)</sup> The main C28x CPU has read only access to this register for debug purposes. The main CPU cannot perform CPU or debugger writes to this register.



#### 6.10 Analog Block

A 12-bit ADC core is implemented that has different timings than the 12-bit ADC used on F280x/F2833x. The ADC wrapper is modified to incorporate the new timings and also other enhancements to improve the timing control of start of conversions. Figure 6-12 shows the interaction of the analog module with the rest of the F2806x system.




Figure 6-12. Analog Pin Configurations



# 6.10.1 Analog-to-Digital Converter (ADC)

#### 6.10.1.1 Features

The core of the ADC contains a single 12-bit converter fed by two sample-and-hold circuits. The sample-and-hold circuits can be sampled simultaneously or sequentially. These, in turn, are fed by a total of up to 16 analog input channels. The converter can be configured to run with an internal bandgap reference to create true-voltage based conversions or with a pair of external voltage references  $(V_{REFHI}/V_{REFLO})$  to create ratiometric-based conversions.

Contrary to previous ADC types, this ADC is not sequencer-based. It is easy for the user to create a series of conversions from a single trigger. However, the basic principle of operation is centered around the configurations of individual conversions, called SOCs, or Start-Of-Conversions.

Functions of the ADC module include:

- 12-bit ADC core with built-in dual sample-and-hold (S/H)
- · Simultaneous sampling or sequential sampling modes
- Full range analog input: 0 V to 3.3 V fixed, or V<sub>REFHI</sub>/V<sub>REFLO</sub> ratiometric. The digital value of the input analog voltage is derived by:
  - Internal Reference (V<sub>REFLO</sub> = V<sub>SSA</sub>. V<sub>REFHI</sub> must not exceed V<sub>DDA</sub> when using either internal or external reference modes.)

when input 
$$\leq 0 \text{ V}$$

$$Digital\ Value = 4096 \times \frac{Input\ Analog\ Voltage - V_{REFLO}}{3.3}$$

when 
$$0 V < input < 3.3 V$$

External Reference (V<sub>REFHI</sub>/V<sub>REFLO</sub> connected to external references. V<sub>REFHI</sub> must not exceed V<sub>DDA</sub> when using either internal or external reference modes.)

Digital Value 
$$= 0$$
,

when input 
$$\leq 0 \text{ V}$$

Digital Value = 
$$4096 \times \frac{\text{Input Analog Voltage} - V_{\text{REFLO}}}{V_{\text{REFLI}} - V_{\text{REFLI}}}$$

when 
$$0 V < input < V_{REFHI}$$

- Runs at full system clock, no prescaling required
- Up to 16-channel, multiplexed inputs
- 16 SOCs, configurable for trigger, sample window, and channel
- 16 result registers (individually addressable) to store conversion values
- Multiple trigger sources
  - S/W software immediate start
  - ePWM 1–8
  - GPIO XINT2
  - CPU Timers 0/1/2
  - ADCINT1/2
- 9 flexible PIE interrupts, can configure interrupt request after any conversion



# Table 6-18. ADC Configuration and Control Registers

REGISTER NAME	ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION	
ADCCTL1	0x7100	1	Yes	Control 1 Register	
ADCINTFLG	0x7104	1	No	Interrupt Flag Register	
ADCINTFLGCLR	0x7105	1	No	Interrupt Flag Clear Register	
ADCINTOVF	0x7106	1	No	Interrupt Overflow Register	
ADCINTOVFCLR	0x7107	1	No	Interrupt Overflow Clear Register	
ADCINTSEL1AND2	0x7108	1	Yes	Interrupt 1 and 2 Selection Register	
ADCINTSEL3AND4	0x7109	1	Yes	Interrupt 3 and 4 Selection Register	
ADCINTSEL5AND6	0x710A	1	Yes	Interrupt 5 and 6 Selection Register	
ADCINTSEL7AND8	0x710B	1	Yes	Interrupt 7 and 8 Selection Register	
ADCINTSEL9AND10	0x710C	1	Yes	Interrupt 9 Selection Register (reserved Interrupt 10 Selection)	
ADCSOCPRIORITYCTL	0x7110	1	Yes	SOC Priority Control Register	
ADCSAMPLEMODE	0x7112	1	Yes	Sampling Mode Register	
ADCINTSOCSEL1	0x7114	1	Yes	Interrupt SOC Selection 1 Register (for 8 channels)	
ADCINTSOCSEL2	0x7115	1	Yes	Interrupt SOC Selection 2 Register (for 8 channels)	
ADCSOCFLG1	0x7118	1	No	SOC Flag 1 Register (for 16 channels)	
ADCSOCFRC1	0x711A	1	No	SOC Force 1 Register (for 16 channels)	
ADCSOCOVF1	0x711C	1	No	SOC Overflow 1 Register (for 16 channels)	
ADCSOCOVFCLR1	0x711E	1	No	SOC Overflow Clear 1 Register (for 16 channels)	
ADCSOC0CTL to ADCSOC15CTL	0x7120 – 0x712F	1	Yes	SOC0 Control Register to SOC15 Control Register	
ADCREFTRIM	0x7140	1	Yes	Reference Trim Register	
ADCOFFTRIM	0x7141	1	Yes	Offset Trim Register	
ADCREV	0x714F	1	No	Revision Register	

### Table 6-19. ADC Result Registers (Mapped to PF0)

REGISTER NAME	ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION
ADCRESULT0 to ADCRESULT15	0xB00 - 0xB0F	1	No	ADC Result 0 Register to ADC Result 15 Register

TMS320F28064 TMS320F28063 TMS320F28062






Figure 6-13. ADC Connections

#### ADC Connections if the ADC is Not Used

It is recommended that the connections for the analog power pins be kept, even if the ADC is not used. Following is a summary of how the ADC pins should be connected, if the ADC is not used in an application:

- V<sub>DDA</sub> Connect to V<sub>DDIO</sub>
- V<sub>SSA</sub> Connect to V<sub>SS</sub>
- V<sub>REFLO</sub> Connect to V<sub>SS</sub>
- ADCINAn, ADCINBn, V<sub>REFHI</sub> Connect to V<sub>SSA</sub>

When the ADC module is used in an application, unused ADC input pins should be connected to analog ground ( $V_{SSA}$ ).

**NOTE:** Unused ADCIN pins that are multiplexed with AIO function should not be directly connected to analog ground. They should be grounded through a 1-k $\Omega$  resistor. This is to prevent an errant code from configuring these pins as AIO outputs and driving grounded pins to a logic-high state.

When the ADC is not used, be sure that the clock to the ADC module is not turned on to realize power savings.

TMS320F28064 TMS320F28063 TMS320F28062



#### 6.10.1.2 ADC Start-of-Conversion Electrical Data/Timing

#### Table 6-20. External ADC Start-of-Conversion Switching Characteristics

	PARAMETER	MIN M	AX UNI
t <sub>w(ADCSOCL)</sub>	Pulse duration, ADCSOCxO low	32t <sub>c(HCO)</sub>	cycle




Figure 6-14. ADCSOCAO or ADCSOCBO Timing

#### 6.10.1.3 On-Chip Analog-to-Digital Converter (ADC) Electrical Data/Timing

#### Table 6-21. ADC Electrical Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
DC SPECIFICATIONS				'	
Resolution		12			Bits
ADC clock	80-MHz device	0.001		40	MHz
Sample Window		7		64	ADC Clocks
ACCURACY					
INL (Integral nonlinearity) <sup>(1)</sup>	40-MHz clock (3 MSPS)		±2		LSB
DNL (Differential nonlinearity)			±1		LSB
Offset error (2)	Executing Device_Cal function		10		LSB
	Executing periodic self-recalibration (3)		10		
Overall gain error with internal reference			10		LSB
Overall gain error with external reference			10		LSB
Channel-to-channel offset variation			±4		LSB
Channel-to-channel gain variation			±4		LSB
ADC temperature coefficient with internal reference			-50		ppm/°C
ADC temperature coefficient with external reference			-20		ppm/°C
ANALOG INPUT					
Analog input voltage with internal reference		0		3.3	V
Analog input voltage with external reference		V <sub>REFLO</sub>		$V_{REFHI}$	V
V <sub>REFLO</sub> input voltage <sup>(4)</sup>		V <sub>SSA</sub>		0.66	V
V <sub>REFHI</sub> input voltage <sup>(5)</sup>		2.64		$V_{DDA}$	V
	with $V_{REFLO} = V_{SSA}$	1.98		$V_{DDA}$	
Input capacitance			5		pF
Input leakage current			±2		μA

Submit Documentation Feedback

 <sup>(1)</sup> INL will degrade when the ADC input voltage goes above V<sub>DDA</sub>.
 (2) 1 LSB has the weighted value of full-scale range (FSR)/4096. FSR is 3.3 V with internal reference and V<sub>REFHI</sub> - V<sub>REFLO</sub> for external reference.

Periodic self-recalibration will remove system-level and temperature dependencies on the ADC zero offset error.

V<sub>REFLO</sub> is always connected to V<sub>SSA</sub> on the 80-pin PN/PFP device.

V<sub>REFHI</sub> must not exceed V<sub>DDA</sub> when using either internal or external reference modes. Since V<sub>REFHI</sub> is tied to ADCINA0 on the 80-pin PN/PFP device, the input signal on ADCINA0 must not exceed V<sub>DDA</sub>.



#### Table 6-22. ADC Power Modes

ADC OPERATING MODE	CONDITIONS	I <sub>DDA</sub>	UNITS
Mode A – Operating Mode	ADC Clock Enabled Bandgap On (ADCBGPWD = 1) Reference On (ADCREFPWD = 1) ADC Powered Up (ADCPWRDN = 1)	13	mA
Mode B – Quick Wake Mode	ADC Clock Enabled Bandgap On (ADCBGPWD = 1) Reference On (ADCREFPWD = 1) ADC Powered Up (ADCPWRDN = 0)	4	mA
Mode C – Comparator-Only Mode	ADC Clock Enabled Bandgap On (ADCBGPWD = 1) Reference On (ADCREFPWD = 0) ADC Powered Up (ADCPWRDN = 0)	1.5	mA
Mode D – Off Mode	ADC Clock Enabled Bandgap On (ADCBGPWD = 0) Reference On (ADCREFPWD = 0) ADC Powered Up (ADCPWRDN = 0)	0.075	mA

#### 6.10.1.3.1 Internal Temperature Sensor

#### **Table 6-23. Temperature Sensor Coefficient**

	PARAMETER <sup>(1)</sup>	MIN	TYP	MAX	UNIT
T <sub>SLOPE</sub>	Degrees C of temperature movement per measured ADC LSB change of the temperature sensor		0.18 <sup>(2)(3)</sup>		°C/LSB
T <sub>OFFSET</sub>	ADC output at 0°C of the temperature sensor		1750		LSB

- (1) The temperature sensor slope and offset are given in terms of ADC LSBs using the internal reference of the ADC. Values must be adjusted accordingly in external reference mode to the external reference voltage.
- (2) ADC temperature coefficient is accounted for in this specification
- (3) Output of the temperature sensor (in terms of LSBs) is sign-consistent with the direction of the temperature movement. Increasing temperatures will give increasing ADC values relative to an initial value; decreasing temperatures will give decreasing ADC values relative to an initial value.

#### 6.10.1.3.2 ADC Power-Up Control Bit Timing

#### Table 6-24. ADC Power-Up Delays

	PARAMETER <sup>(1)</sup>	MIN	TYP	MAX	UNIT
t <sub>d(PWD)</sub>	Delay time for the ADC to be stable after power up			1	ms

(1) Timings maintain compatibility to the ADC module. The 2806x ADC supports driving all 3 bits at the same time t<sub>d(PWD)</sub> ms before first conversion.





Figure 6-15. ADC Conversion Timing





**Typical Values of the Input Circuit Components:** 

Switch Resistance (R<sub>on</sub>):  $3.4~k\Omega$ Sampling Capacitor (C<sub>h</sub>): 1.6~pFParasitic Capacitance (C<sub>p</sub>): 5~pFSource Resistance (R<sub>s</sub>):  $50~\Omega$ 

Figure 6-16. ADC Input Impedance Model

#### 6.10.1.3.3 ADC Sequential and Simultaneous Timings




Figure 6-17. Timing Example for Sequential Mode / Late Interrupt Pulse






Figure 6-18. Timing Example for Sequential Mode / Early Interrupt Pulse






Figure 6-19. Timing Example for Simultaneous Mode / Late Interrupt Pulse




Figure 6-20. Timing Example for Simultaneous Mode / Early Interrupt Pulse



#### 6.10.2 ADC MUX




Figure 6-21. AlOx Pin Multiplexing

The ADC channel and Comparator functions are always available. The digital I/O function is available only when the respective bit in the AIOMUX1 register is 0. In this mode, reading the AIODAT register reflects the actual pin state.

The digital I/O function is disabled when the respective bit in the AIOMUX1 register is 1. In this mode, reading the AIODAT register reflects the output latch of the AIODAT register and the input digital I/O buffer is disabled to prevent analog signals from generating noise.

On reset, the digital function is disabled. If the pin is used as an analog input, users should keep the AIO function disabled for that pin.



#### 6.10.3 Comparator Block

Figure 6-22 shows the interaction of the Comparator modules with the rest of the system.




Figure 6-22. Comparator Block Diagram

**Table 6-25. Comparator Control Registers** 

REGISTER NAME	COMP1 ADDRESS	COMP2 ADDRESS	COMP3 ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION
COMPCTL	0x6400	0x6420	0x6440	1	Yes	Comparator Control Register
COMPSTS	0x6402	0x6422	0x6442	1	No	Comparator Status Register
DACVAL	0x6406	0x6426	0x6446	1	Yes	DAC Value Register



### 6.10.3.1 On-Chip Comparator/DAC Electrical Data/Timing

Table 6-26. Electrical Characteristics of the Comparator/DAC

CHARACTERISTIC	MIN TYP	MAX	UNITS
Comparate	or		
Comparator Input Range	$V_{SSA} - V_{DDA}$		V
Comparator response time to PWM Trip Zone (Async)	30		ns
Input Offset	±5		mV
Input Hysteresis <sup>(1)</sup>	35		mV
DAC			
DAC Output Range	$V_{SSA} - V_{DDA}$		V
DAC resolution	10		bits
DAC settling time	See Figure 6-23		
DAC Gain	-1.5		%
DAC Offset	10		mV
Monotonic	Yes		
INL	±3		LSB

(1) Hysteresis on the comparator inputs is achieved with a Schmidt trigger configuration. This results in an effective 100-kΩ feedback resistance between the output of the comparator and the non-inverting input of the comparator.




Figure 6-23. DAC Settling Time

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

#### 6.11 Detailed Descriptions

#### **Integral Nonlinearity**

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs one-half LSB before the first code transition. The full-scale point is defined as level one-half LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### **Differential Nonlinearity**

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than ±1 LSB ensures no missing codes.

#### Zero Offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### **Gain Error**

The first code transition should occur at an analog value one-half LSB above negative full scale. The last transition should occur at an analog value one and one-half LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

### Signal-to-Noise Ratio + Distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### **Effective Number of Bits (ENOB)**

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following (SINAD-1.76)

formula, 6.02 it is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first nine harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### Spurious Free Dynamic Range (SFDR)

SFDR is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.



## 6.12 Serial Peripheral Interface (SPI) Module

The device includes the four-pin serial peripheral interface (SPI) module. Up to two SPI modules are available. The SPI is a high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for communications between the MCU and external peripherals or another processor. Typical applications include external I/O or peripheral expansion through devices such as shift registers, display drivers, and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.

The SPI module features include:

- Four external pins:
  - SPISOMI: SPI slave-output/master-input pin
  - SPISIMO: SPI slave-input/master-output pin
  - SPISTE: SPI slave transmit-enable pin
  - SPICLK: SPI serial-clock pin

**NOTE:** All four pins can be used as GPIO if the SPI module is not used.

Two operational modes: master and slave

Baud rate: 125 different programmable rates.

Baud rate = 
$$\frac{\text{LSPCLK}}{(\text{SPIBRR} + 1)}$$
 when SPIBRR = 3 to 127

$$Baud\ rate = \frac{LSPCLK}{4} \qquad \qquad when\ SPIBRR = 0, 1, 2$$

- Data word length: one to sixteen data bits
- Four clocking schemes (controlled by clock polarity and clock phase bits) include:
  - Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
  - Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
  - Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
- Simultaneous receive and transmit operation (transmit function can be disabled in software)
- Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
- Nine SPI module control registers: Located in control register frame beginning at address 7040h.

#### NOTE

All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7–0), and the upper byte (15–8) is read as zeros. Writing to the upper byte has no effect.

#### Enhanced feature:

- 4-level transmit/receive FIFO
- Delayed transmit control
- Bi-directional 3 wire SPI mode support
- Audio data receive support via SPISTE inversion

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



www.ti.com

The SPI port operation is configured and controlled by the registers listed in Table 6-27 and Table 6-28.

#### Table 6-27. SPI-A Registers

NAME	ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION <sup>(1)</sup>
SPICCR	0x7040	1	No	SPI-A Configuration Control Register
SPICTL	0x7041	1	No	SPI-A Operation Control Register
SPISTS	0x7042	1	No	SPI-A Status Register
SPIBRR	0x7044	1	No	SPI-A Baud Rate Register
SPIRXEMU	0x7046	1	No	SPI-A Receive Emulation Buffer Register
SPIRXBUF	0x7047	1	No	SPI-A Serial Input Buffer Register
SPITXBUF	0x7048	1	No	SPI-A Serial Output Buffer Register
SPIDAT	0x7049	1	No	SPI-A Serial Data Register
SPIFFTX	0x704A	1	No	SPI-A FIFO Transmit Register
SPIFFRX	0x704B	1	No	SPI-A FIFO Receive Register
SPIFFCT	0x704C	1	No	SPI-A FIFO Control Register
SPIPRI	0x704F	1	No	SPI-A Priority Control Register

<sup>(1)</sup> Registers in this table are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.


#### Table 6-28. SPI-B Registers

NAME	ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION <sup>(1)</sup>
SPICCR	0x7740	1	No	SPI-B Configuration Control Register
SPICTL	0x7741	1	No	SPI-B Operation Control Register
SPISTS	0x7742	1	No	SPI-B Status Register
SPIBRR	0x7744	1	No	SPI-B Baud Rate Register
SPIRXEMU	0x7746	1	No	SPI-B Receive Emulation Buffer Register
SPIRXBUF	0x7747	1	No	SPI-B Serial Input Buffer Register
SPITXBUF	0x7748	1	No	SPI-B Serial Output Buffer Register
SPIDAT	0x7749	1	No	SPI-B Serial Data Register
SPIFFTX	0x774A	1	No	SPI-B FIFO Transmit Register
SPIFFRX	0x774B	1	No	SPI-B FIFO Receive Register
SPIFFCT	0x774C	1	No	SPI-B FIFO Control Register
SPIPRI	0x774F	1	No	SPI-B Priority Control Register

<sup>(1)</sup> Registers in this table are mapped to Peripheral Frame 2. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.



Figure 6-24 is a block diagram of the SPI in slave mode.



A. SPISTE is driven low by the master for a slave device.

Figure 6-24. SPI Module Block Diagram (Slave Mode)

#### 6.12.1 Serial Peripheral Interface (SPI) Master Mode Electrical Data/ Timing

Table 6-29 lists the master mode timing (clock phase = 0) and Table 6-30 lists the master mode timing (clock phase = 1). Figure 6-25 and Figure 6-26 show the timing waveforms.




# Table 6-29. SPI Master Mode External Timing (Clock Phase = 0)<sup>(1)(2)(3)(4)(5)</sup>

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR AND SPIBRI		UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK	4t <sub>c(LCO)</sub>	128t <sub>c(LCO)</sub>	5t <sub>c(LCO)</sub>	127t <sub>c(LCO)</sub>	ns
2	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	ns
	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - 10$	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	
3	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{\text{c(SPC)M}} - 10$	0.5 <sub>tc(SPC)M</sub>	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)}$	ns
	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 1)	0.5 <sub>tc(SPC)M</sub> - 10	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)}$	
4	t <sub>d(SPCH-SIMO)M</sub>	Delay time, SPICLK high to SPISIMO valid (clock polarity = 0)		10		10	ns
	t <sub>d(SPCL-SIMO)M</sub>	Delay time, SPICLK low to SPISIMO valid (clock polarity = 1)		10		10	
5	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$		ns
	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	0.5t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$		
8	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	35		35		ns
	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	35		35		
9	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	0.25t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$		ns
	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	0.25t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} - 0.5t_{c(LCO)} - 10$		

- (1) The MASTER / SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
- (2) t<sub>c(SPC)</sub> = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR +1)
- (3)  $t_{c(LCO)} = LSPCLK$  cycle time
- (4) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate: Master mode transmit 15-MHz MAX, master mode receive 10-MHz MAX. Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
- (5) The active edge of the SPICLK signal referenced is controlled by the clock polarity bit (SPICCR.6).





A. In the master mode, SPISTE goes active  $0.5t_{c(SPC)}$  (minimum) before valid SPI clock edge. On the trailing end of the word, the SPISTE will go inactive  $0.5t_{c(SPC)}$  after the receiving edge (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 6-25. SPI Master Mode External Timing (Clock Phase = 0)




# Table 6-30. SPI Master Mode External Timing (Clock Phase = 1) $^{(1)(2)(3)(4)(5)}$

NO.			SPI WHEN (SPIBRR + 1) IS EVEN OR SPIBRR = 0 OR 2		SPI WHEN (SPIBRR + 1 AND SPIBRR >		UNIT
			MIN	MAX	MIN	MAX	0
1	t <sub>c(SPC)M</sub>	Cycle time, SPICLK	4t <sub>c(LCO)</sub>	128t <sub>c(LCO)</sub>	5t <sub>c(LCO)</sub>	127t <sub>c(LCO)</sub>	ns
2	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} - 0.5t_{c\ (LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO)}$	ns
	t <sub>w(SPCL))M</sub>	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} - 0.5t_{c\ (LCO)} - 10$	$0.5t_{c(SPC)M} - 0.5t_{c(LCO}$	
3	t <sub>w(SPCL)M</sub>	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M}-10$	0.5t <sub>c(SPC)M</sub>	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)}$	ns
	t <sub>w(SPCH)M</sub>	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M}-10$	0.5t <sub>c(SPC)M</sub>	$0.5_{tc(SPC)M} + 0.5t_{c(LCO)} - 10$	$0.5t_{c(SPC)M} + 0.5t_{c(LCO)}$	
6	t <sub>su(SIMO-SPCH)M</sub>	Setup time, SPISIMO data valid before SPICLK high (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10		0.5t <sub>c(SPC)M</sub> - 10		ns
	t <sub>su(SIMO-SPCL)M</sub>	Setup time, SPISIMO data valid before SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - 10$		0.5t <sub>c(SPC)M</sub> - 10		
7	t <sub>v(SPCH-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0)	0.5t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} - 10$		ns
	t <sub>v(SPCL-SIMO)M</sub>	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M}-10$		$0.5t_{\text{C(SPC)M}}-10$		
10	t <sub>su(SOMI-SPCH)M</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 0)	35		35		ns
	t <sub>su(SOMI-SPCL)M</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 1)	35		35		
11	t <sub>v(SPCH-SOMI)M</sub>	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	0.25t <sub>c(SPC)M</sub> - 10		$0.5t_{c(SPC)M} - 10$		ns
	t <sub>v(SPCL-SOMI)M</sub>	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)	0.25 <sub>tc(SPC)M</sub> - 10		0.5 <sub>tc(SPC)M</sub> - 10		

- (1) The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
- (2)  $t_{c(SPC)} = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)$
- 3) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate: Master mode transmit 15-MHz MAX, master mode receive 10-MHz MAX. Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
- (4)  $t_{c(LCO)} = LSPCLK$  cycle time
- (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).





B. In the master mode, SPISTE goes active  $0.5t_{c(SPC)}$  (minimum) before valid SPI clock edge. On the trailing end of the word, the SPISTE will go inactive  $0.5t_{c(SPC)}$  after the receiving edge (SPICLK) of the last data bit, except that SPISTE stays active between back-to-back transmit words in both FIFO and non-FIFO modes.

Figure 6-26. SPI Master Mode External Timing (Clock Phase = 1)




#### 6.12.2 Serial Peripheral Interface (SPI) Slave Mode Electrical Data/ Timing

Table 6-31 lists the slave mode external timing (clock phase = 0) and Table 6-32 lists the slave mode external timing (clock phase = 1). Figure 6-27 and Figure 6-28 show the timing waveforms.

Table 6-31. SPI Slave Mode External Timing (Clock Phase = 0)<sup>(1)(2)(3)(4)(5)</sup>

NO.			MIN	MAX	UNIT
12	t <sub>c(SPC)S</sub>	Cycle time, SPICLK	4t <sub>c(LCO)</sub>		ns
13	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)S} - 10$	$0.5t_{c(SPC)S}$	ns
	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 10$	$0.5t_{c(SPC)S}$	
14	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 10  0.5t_{c(SPC)S}$		
	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 10$	$0.5t_{c(SPC)S}$	
15	t <sub>d(SPCH-SOMI)S</sub>	Delay time, SPICLK high to SPISOMI valid (clock polarity = 0)		35	ns
	t <sub>d(SPCL-SOMI)S</sub>	Delay time, SPICLK low to SPISOMI valid (clock polarity = 1)		35	
16	t <sub>v(SPCL-SOMI)S</sub>	Valid time, SPISOMI data valid after SPICLK low (clock polarity = 0)	0.75t <sub>c(SPC)S</sub>		ns
	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 1)	0.75t <sub>c(SPC)S</sub>		
19	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPISIMO before SPICLK low (clock polarity = 0)	35		ns
	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPISIMO before SPICLK high (clock polarity = 1)	35		
20	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 0)	0.5t <sub>c(SPC)S</sub> - 10		ns
	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 1)	0.5t <sub>c(SPC)S</sub> - 10		

- The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
- $t_{c(SPC)}$  = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1) (2)
- Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate: Master mode transmit 15-MHz MAX, master mode receive 10-MHz MAX Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
- $t_{c(LCO)}$  = LSPCLK cycle time
- The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



In the slave mode, the  $\overline{\text{SPISTE}}$  signal should be asserted low at least  $0.5t_{c(SPC)}$  (minimum) before the valid SPI clock edge and remain low for at least 0.5t<sub>c(SPC)</sub> after the receiving edge (SPICLK) of the last data bit.


Figure 6-27. SPI Slave Mode External Timing (Clock Phase = 0)



# Table 6-32. SPI Slave Mode External Timing (Clock Phase = 1) $^{(1)(2)(3)(4)(5)}$

NO.			MIN	MAX	UNIT	
12	t <sub>c(SPC)S</sub>	Cycle time, SPICLK	8t <sub>c(LCO)</sub>		ns	
13	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 0)	0.5t <sub>c(SPC)S</sub> - 10	0.5t <sub>c(SPC)S</sub>	ns	
	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 1)	0.5t <sub>c(SPC)S</sub> - 10	0.5t <sub>c(SPC)</sub> S		
14	t <sub>w(SPCL)S</sub>	Pulse duration, SPICLK low (clock polarity = 0)	0.5t <sub>c(SPC)S</sub> - 10	0.5t <sub>c(SPC)</sub> S	ns	
	t <sub>w(SPCH)S</sub>	Pulse duration, SPICLK high (clock polarity = 1) $0.5t_{c(SPC)S} - 10$ $0.5t_{c(SPC)S} - 10$				
17	t <sub>su(SOMI-SPCH)S</sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 0) 0.125t <sub>c(SPC)S</sub>				
	t <sub>su(SOMI-SPCL)S</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 1)				
18	t <sub>v(SPCL-SOMI)S</sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 1)  Valid time, SPISOMI data valid after SPICLK low (clock polarity = 1)  0.125t <sub>c(SPC)S</sub> 0.75t <sub>c(SPC)S</sub>				
	t <sub>v(SPCH-SOMI)S</sub>	Valid time, SPISOMI data valid after SPICLK high (clock polarity = 0)	0.75t <sub>c(SPC) S</sub>			
21	t <sub>su(SIMO-SPCH)S</sub>	Setup time, SPISIMO before SPICLK high (clock polarity = 0)	35		ns	
	t <sub>su(SIMO-SPCL)S</sub>	Setup time, SPISIMO before SPICLK low (clock polarity = 1)	35			
22	t <sub>v(SPCH-SIMO)S</sub>	Valid time, SPISIMO data valid after SPICLK high (clock polarity = 0) 0.5t <sub>c(SPC)S</sub> - 10		ns		
	t <sub>v(SPCL-SIMO)S</sub>	Valid time, SPISIMO data valid after SPICLK low (clock polarity = 1)	0.5t <sub>c(SPC)S</sub> - 10			

- (1) The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
- (2) t<sub>c(SPC)</sub> = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
- (3)  $t_{c(LCO)} = LSPCLK$  cycle time
- (4) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate: Master mode transmit 15-MHz MAX, master mode receive 10-MHz MAX Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
- (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).



A. In the slave mode, the SPISTE signal should be asserted low at least 0.5t<sub>c(SPC)</sub> before the valid SPI clock edge and remain low for at least 0.5t<sub>c(SPC)</sub> after the receiving edge (SPICLK) of the last data bit.

Figure 6-28. SPI Slave Mode External Timing (Clock Phase = 1)



#### 6.13 Serial Communications Interface (SCI) Module

The devices include up to two serial communications interface (SCI) modules (SCI-A, SCI-B). The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register.

Features of each SCI module include:

- Two external pins:
  - SCITXD: SCI transmit-output pin
  - SCIRXD: SCI receive-input pin

NOTE: Both pins can be used as GPIO if not used for SCI.

Baud rate programmable to 64K different rates:

Baud rate = 
$$\frac{LSPCLK}{(BRR + 1)*8}$$
 when BRR  $\neq 0$ 

Baud rate = 
$$\frac{LSPCLK}{16}$$
 when BRR = 0

- Data-word format
  - One start bit
  - Data-word length programmable from one to eight bits
  - Optional even/odd/no parity bit
  - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
  - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
  - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format

#### NOTE

All registers in this module are 8-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register data is in the lower byte (7-0), and the upper byte (15-8) is read as zeros. Writing to the upper byte has no effect.

#### Enhanced features:

- Auto baud-detect hardware logic
- 4-level transmit/receive FIFO



The SCI port operation is configured and controlled by the registers listed in Table 6-33 and Table 6-34.

# Table 6-33. SCI-A Registers<sup>(1)</sup>

NAME	ADDRESS	SIZE (x16)	EALLOW PROTECTED	DESCRIPTION
SCICCRA	0x7050	1	No	SCI-A Communications Control Register
SCICTL1A	0x7051	1	No	SCI-A Control Register 1
SCIHBAUDA	0x7052	1	No	SCI-A Baud Register, High Bits
SCILBAUDA	0x7053	1	No	SCI-A Baud Register, Low Bits
SCICTL2A	0x7054	1	No	SCI-A Control Register 2
SCIRXSTA	0x7055	1	No	SCI-A Receive Status Register
SCIRXEMUA	0x7056	1	No	SCI-A Receive Emulation Data Buffer Register
SCIRXBUFA	0x7057	1	No	SCI-A Receive Data Buffer Register
SCITXBUFA	0x7059	1	No	SCI-A Transmit Data Buffer Register
SCIFFTXA <sup>(2)</sup>	0x705A	1	No	SCI-A FIFO Transmit Register
SCIFFRXA <sup>(2)</sup>	0x705B	1	No	SCI-A FIFO Receive Register
SCIFFCTA <sup>(2)</sup>	0x705C	1	No	SCI-A FIFO Control Register
SCIPRIA	0x705F	1	No	SCI-A Priority Control Register

<sup>(1)</sup> Registers in this table are mapped to Peripheral Frame 2 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

# Table 6-34. SCI-B Registers<sup>(1)</sup>

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
SCICCRB	0x7750	1	SCI-B Communications Control Register
SCICTL1B	0x7751	1	SCI-B Control Register 1
SCIHBAUDB	0x7752	1	SCI-B Baud Register, High Bits
SCILBAUDB	0x7753	1	SCI-B Baud Register, Low Bits
SCICTL2B	0x7754	1	SCI-B Control Register 2
SCIRXSTB	0x7755	1	SCI-B Receive Status Register
SCIRXEMUB	0x7756	1	SCI-B Receive Emulation Data Buffer Register
SCIRXBUFB	0x7757	1	SCI-B Receive Data Buffer Register
SCITXBUFB	0x7759	1	SCI-B Transmit Data Buffer Register
SCIFFTXB <sup>(2)</sup>	0x775A	1	SCI-B FIFO Transmit Register
SCIFFRXB <sup>(2)</sup>	0x775B	1	SCI-B FIFO Receive Register
SCIFFCTB <sup>(2)</sup>	0x775C	1	SCI-B FIFO Control Register
SCIPRIB	0x775F	1	SCI-B Priority Control Register

<sup>(1)</sup> Registers in this table are mapped to Peripheral Frame 2 space. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

<sup>(2)</sup> These registers are new registers for the FIFO mode.

<sup>(2)</sup> These registers are new registers for the FIFO mode.



Figure 6-29 shows the SCI module block diagram.




Figure 6-29. Serial Communications Interface (SCI) Module Block Diagram

# ADVANCE INFORMATION



#### 6.14 Multichannel Buffered Serial Port (McBSP) Module

The McBSP module has the following features:

- Compatible to McBSP in TMS320C54x<sup>™</sup>/ TMS320C55x<sup>™</sup> DSP devices
- Full-duplex communication
- · Double-buffered data registers that allow a continuous data stream
- Independent framing and clocking for receive and transmit
- External shift clock generation or an internal programmable frequency shift clock
- A wide selection of data sizes including 8-, 12-, 16-, 20-, 24-, or 32-bits
- · 8-bit data transfers with LSB or MSB first
- Programmable polarity for both frame synchronization and data clocks
- Highly programmable internal clock and frame generation
- Direct interface to industry-standard CODECs, Analog Interface Chips (AICs), and other serially connected A/D and D/A devices
- Works with SPI-compatible devices
- The following application interfaces can be supported on the McBSP:
  - T1/E1 framers
  - IOM-2 compliant devices
  - AC97-compliant devices (the necessary multiphase frame synchronization capability is provided.)
  - IIS-compliant devices
  - SPI
- McBSP clock rate,

$$CLKG = \frac{CLKSRG}{(1 + CLKGDV)}$$

where CLKSRG source could be LSPCLK, CLKX, or CLKR. Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted such that the peripheral speed is less than the I/O buffer speed limit.

#### **NOTE**

See Section 6 for maximum I/O pin toggling speed.

Figure 6-30 shows the block diagram of the McBSP module.




Figure 6-30. McBSP Module



Table 6-35 provides a summary of the McBSP registers.

### Table 6-35. McBSP Register Summary

NAME	McBSP-A ADDRESS	TYPE	RESET VALUE	DESCRIPTION
	•	[	eive, Transmit	
DRR2	0x5000	R	0x0000	McBSP Data Receive Register 2
DRR1	0x5001	R	0x0000	McBSP Data Receive Register 1
DXR2	0x5002	W	0x0000	McBSP Data Transmit Register 2
DXR1	0x5003	W	0x0000	McBSP Data Transmit Register 1
	•		McBSP Control	Registers
SPCR2	0x5004	R/W	0x0000	McBSP Serial Port Control Register 2
SPCR1	0x5005	R/W	0x0000	McBSP Serial Port Control Register 1
RCR2	0x5006	R/W	0x0000	McBSP Receive Control Register 2
RCR1	0x5007	R/W	0x0000	McBSP Receive Control Register 1
XCR2	0x5008	R/W	0x0000	McBSP Transmit Control Register 2
XCR1	0x5009	R/W	0x0000	McBSP Transmit Control Register 1
SRGR2	0x500A	R/W	0x0000	McBSP Sample Rate Generator Register 2
SRGR1	0x500B	R/W	0x0000	McBSP Sample Rate Generator Register 1
			Multichannel Cont	rol Registers
MCR2	0x500C	R/W	0x0000	McBSP Multichannel Register 2
MCR1	0x500D	R/W	0x0000	McBSP Multichannel Register 1
RCERA	0x500E	R/W	0x0000	McBSP Receive Channel Enable Register Partition A
RCERB	0x500F	R/W	0x0000	McBSP Receive Channel Enable Register Partition B
XCERA	0x5010	R/W	0x0000	McBSP Transmit Channel Enable Register Partition A
XCERB	0x5011	R/W	0x0000	McBSP Transmit Channel Enable Register Partition B
PCR	0x5012	R/W	0x0000	McBSP Pin Control Register
RCERC	0x5013	R/W	0x0000	McBSP Receive Channel Enable Register Partition C
RCERD	0x5014	R/W	0x0000	McBSP Receive Channel Enable Register Partition D
XCERC	0x5015	R/W	0x0000	McBSP Transmit Channel Enable Register Partition C
XCERD	0x5016	R/W	0x0000	McBSP Transmit Channel Enable Register Partition D
RCERE	0x5017	R/W	0x0000	McBSP Receive Channel Enable Register Partition E
RCERF	0x5018	R/W	0x0000	McBSP Receive Channel Enable Register Partition F
XCERE	0x5019	R/W	0x0000	McBSP Transmit Channel Enable Register Partition E
XCERF	0x501A	R/W	0x0000	McBSP Transmit Channel Enable Register Partition F
RCERG	0x501B	R/W	0x0000	McBSP Receive Channel Enable Register Partition G
RCERH	0x501C	R/W	0x0000	McBSP Receive Channel Enable Register Partition H
XCERG	0x501D	R/W	0x0000	McBSP Transmit Channel Enable Register Partition G
XCERH	0x501E	R/W	0x0000	McBSP Transmit Channel Enable Register Partition H
MFFINT	0x5023	R/W	0x0000	McBSP Interrupt Enable Register



#### 6.14.1 Multichannel Buffered Serial Port (McBSP) Electrical Data/Timing

### 6.14.1.1 McBSP Transmit and Receive Timing

# Table 6-36. McBSP Timing Requirements (1)(2)

NO.				MIN	MAX	UNIT
		McBSP module clock (CLKG, CLKX, CLKR) range		1		kHz
					25 <sup>(3)</sup>	MHz
		McBSP module cycle time (CLKG, CLKX, CLKR) range		40		ns
					1	ms
M11	t <sub>c(CKRX)</sub>	Cycle time, CLKR/X	CLKR/X ext	2P		ns
M12	t <sub>w(CKRX)</sub>	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P – 7		ns
M13	t <sub>r(CKRX)</sub>	Rise time, CLKR/X	CLKR/X ext		7	ns
M14	t <sub>f(CKRX)</sub>	Fall time, CLKR/X	CLKR/X ext		7	ns
M15	t <sub>su(FRH-CKRL)</sub>	Setup time, external FSR high before CLKR low	CLKR int	18		ns
			CLKR ext	2		
M16	t <sub>h(CKRL-FRH)</sub>	Hold time, external FSR high after CLKR low	CLKR int	0		ns
			CLKR ext	6		
M17	t <sub>su(DRV-CKRL)</sub>	Setup time, DR valid before CLKR low	CLKR int	18		ns
			CLKR ext	2		
M18	t <sub>h(CKRL-DRV)</sub>	Hold time, DR valid after CLKR low	CLKR int	0		ns
			CLKR ext	6		
M19	t <sub>su(FXH-CKXL)</sub>	Setup time, external FSX high before CLKX low	CLKX int	18		ns
			CLKX ext	2		
M20	t <sub>h(CKXL-FXH)</sub>	Hold time, external FSX high after CLKX low	CLKX int	0		ns
			CLKX ext	6		

<sup>1)</sup> Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

<sup>(2) 2</sup>P = 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG = CLKSRG/(1 + CLKGDV). CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG ≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.

CLKX, CLKR as source. CLKSRG ≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.

(3) Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed limit (25 MHz).



# Table 6-37. McBSP Switching Characteristics (1)(2)

NO.		PARAMETER			MIN	MAX	UNIT
M1	t <sub>c(CKRX)</sub>	Cycle time, CLKR/X		CLKR/X int	2P		ns
M2	t <sub>w(CKRXH)</sub>	Pulse duration, CLKR/X high		CLKR/X int	$D - 5^{(3)}$	D + 5 <sup>(3)</sup>	ns
МЗ	t <sub>w(CKRXL)</sub>	Pulse duration, CLKR/X low		CLKR/X int	$C - 5^{(3)}$	C + 5 <sup>(3)</sup>	ns
M4	t <sub>d(CKRH-FRV)</sub>	Delay time, CLKR high to internal FSR va	alid	CLKR int	0	4	ns
	,			CLKR ext	3	27	
M5	t <sub>d(CKXH-FXV)</sub>	Delay time, CLKX high to internal FSX va	alid	CLKX int	0	4	ns
				CLKX ext	3	27	
M6	t <sub>dis(CKXH-DXHZ)</sub>	Disable time, CLKX high to DX high impe	dance	CLKX int		8	ns
		following last data bit		CLKX ext		14	
M7	t <sub>d(CKXH-DXV)</sub>	Delay time, CLKX high to DX valid.		CLKX int		9	ns
	,	This applies to all bits except the first bit tra		CLKX ext		28	
		Delay time, CLKX high to DX valid	DXENA = 0	CLKX int		8	
				CLKX ext		14	
		Only applies to first bit transmitted when	DXENA = 1	CLKX int		P + 8	
	in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes			CLKX ext		P + 14	
M8	t <sub>en(CKXH-DX)</sub>	Enable time, CLKX high to DX driven	DXENA = 0	CLKX int	0		ns
				CLKX ext	6		
		Only applies to first bit transmitted when	DXENA = 1	CLKX int	Р		
		in Data Delay 1 or 2 (XDATDLY=01b or 10b) modes		CLKX ext	P + 6		
M9	t <sub>d(FXH-DXV)</sub>	Delay time, FSX high to DX valid	DXENA = 0	FSX int		8	ns
	, ,			FSX ext		14	
		Only applies to first bit transmitted when	DXENA = 1	FSX int		P + 8	
		in Data Delay 0 (XDATDLY=00b) mode.		FSX ext		P + 14	
M10	t <sub>en(FXH-DX)</sub>	Enable time, FSX high to DX driven	DXENA = 0	FSX int	0		ns
	, ,			FSX ext	6		
		Only applies to first bit transmitted when	DXENA = 1	FSX int	Р		
		in Data Delay 0 (XDATDLY=00b) mode		FSX ext	P+6		

<sup>(1)</sup> Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

<sup>(2)</sup> 2P = 1/CLKG in ns.

<sup>(3)</sup> C = CLKRX low pulse width = P

D = CLKRX high pulse width = P






Figure 6-31. McBSP Receive Timing




Figure 6-32. McBSP Transmit Timing



#### 6.14.1.2 McBSP as SPI Master or Slave Timing

Table 6-38. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)

NO			MAST	ER	SLAVE		LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
M30	t <sub>su(DRV-CKXL)</sub>	Setup time, DR valid before CLKX low	30		8P – 10		ns
M31	t <sub>h(CKXL-DRV)</sub>	Hold time, DR valid after CLKX low	1		8P – 10		ns
M32	t <sub>su(BFXL-CKXH)</sub>	Setup time, FSX low before CLKX high			8P + 10		ns
M33	t <sub>c(CKX)</sub>	Cycle time, CLKX	2P <sup>(1)</sup>		16P		ns

<sup>(1)</sup> 2P = 1/CLKG

#### Table 6-39. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)

NO		PARAMETER		R	SLAVE		LINIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
M24	t <sub>h(CKXL-FXL)</sub>	Hold time, FSX low after CLKX low	2P <sup>(1)</sup>				ns
M25	t <sub>d(FXL-CKXH)</sub>	t <sub>d(FXL-CKXH)</sub> Delay time, FSX low to CLKX high					ns
M28	t <sub>dis(FXH-DXHZ)</sub>	t <sub>dis(FXH-DXHZ)</sub> Disable time, DX high impedance following last data bit from FSX high			6P + 6		ns
M29	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	6		4P + 6		ns

#### (1) 2P = 1/CLKG

For all SPI slave modes, CLKX has to be minimum 8 CLKG cycles. Also CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency will be LSPCLK/16, that is 4.6875 MHz and P = 13.3 ns.




Figure 6-33. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0



# Table 6-40. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)

NO.			MASTE	R	SLAVE	LINUT
NO.			MIN	MAX	MIN MAX	UNIT
M39	t <sub>su(DRV-CKXH)</sub>	Setup time, DR valid before CLKX high	30		8P – 10	ns
M40	t <sub>h(CKXH-DRV)</sub>	Hold time, DR valid after CLKX high	1		8P – 10	ns
M41	t <sub>su(FXL-CKXH)</sub>	Setup time, FSX low before CLKX high			16P + 10	ns
M42	t <sub>c(CKX)</sub>	Cycle time, CLKX	2P <sup>(1)</sup>		16P	ns

<sup>(1)</sup> 2P = 1/CLKG

#### Table 6-41. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 0)

NO.	PARAMETER		MASTER		SLAVE		LINUT
		MIN	MAX	MIN	MAX	UNIT	
M34	t <sub>h(CKXL-FXL)</sub>	Hold time, FSX low after CLKX low	Р				ns
M35	t <sub>d(FXL-CKXH)</sub>	Delay time, FSX low to CLKX high	2P <sup>(1)</sup>				ns
M37	t <sub>dis(CKXL-DXHZ)</sub>	Disable time, DX high impedance following last data bit from CLKX low	P+6		7P + 6		ns
M38	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	6		4P + 6		ns

(1) 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of 8 CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With a maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16; that is, 4.6875 MHz and P = 13.3 ns.




Figure 6-34. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



#### Table 6-42. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 1)

NO			MAST	ER	SLAVE		UNIT
NO.			MIN	MAX	MIN	MAX	UNII
M49	t <sub>su(DRV-CKXH)</sub>	Setup time, DR valid before CLKX high	30		8P – 10		ns
M50	t <sub>h(CKXH-DRV)</sub>	Hold time, DR valid after CLKX high	1		8P – 10		ns
M51	t <sub>su(FXL-CKXL)</sub>	Setup time, FSX low before CLKX low			8P + 10		ns
M52	t <sub>c(CKX)</sub>	Cycle time, CLKX	2P <sup>(1)</sup>		16P		ns

<sup>(1)</sup> 2P = 1/CLKG

#### Table 6-43. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 1)

NO	PARAMETER		MASTER		SLAVE		LINUT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
M43	t <sub>h(CKXH-FXL)</sub>	Hold time, FSX low after CLKX high	2P <sup>(1)</sup>				ns
M44	t <sub>d(FXL-CKXL)</sub>	Delay time, FSX low to CLKX low	Р				ns
M47	t <sub>dis(FXH-DXHZ)</sub>	Disable time, DX high impedance following last data bit from FSX high	6		6P + 6		ns
M48	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	6		4P + 6		ns

(1) 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of 8 CLKG cycles. Also, CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency will be LSPCLK/16; that is, 4.6875 MHz and P = 13.3 ns.




Figure 6-35. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



#### Table 6-44. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 1)

NO.			MASTER		SLAVE		UNIT
NO.			MIN	MAX	MIN	MAX	UNIT
M58	t <sub>su(DRV-CKXL)</sub>	Setup time, DR valid before CLKX low	30		8P – 10		ns
M59	t <sub>h(CKXL-DRV)</sub>	Hold time, DR valid after CLKX low	1		8P – 10		ns
M60	t <sub>su(FXL-CKXL)</sub>	Setup time, FSX low before CLKX low			16P + 10		ns
M61	t <sub>c(CKX)</sub>	Cycle time, CLKX	2P <sup>(1)</sup>		16P		ns

<sup>(1)</sup> 2P = 1/CLKG

#### Table 6-45. McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 11b, CLKXP = 1)(1)

NO.		PARAMETER		MASTER		SLAVE	
NO.				MAX	MIN	MAX	UNIT
M53	t <sub>h(CKXH-FXL)</sub>	Hold time, FSX low after CLKX high	Р				ns
M54	t <sub>d(FXL-CKXL)</sub>	Delay time, FSX low to CLKX low	2P <sup>(1)</sup>				ns
M56	t <sub>dis(CKXH-DXHZ)</sub>	Disable time, DX high impedance following last data bit from CLKX high			7P + 6		ns
M57	t <sub>d(FXL-DXV)</sub>	Delay time, FSX low to DX valid	6		4P + 6		ns

#### (1) 2P = 1/CLKG

For all SPI slave modes, CLKX must be a minimum of 8 CLKG cycles. Also CLKG should be LSPCLK/2 by setting CLKSM = CLKGDV = 1. With maximum LSPCLK speed of 75 MHz, CLKX maximum frequency is LSPCLK/16, that is 4.6875 MHz and P = 13.3 ns.





Figure 6-36. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1



#### 6.15 Enhanced Controller Area Network (eCAN) Module

The CAN module (eCAN-A) has the following features:

- Fully compliant with CAN protocol, version 2.0B
- Supports data rates up to 1 Mbps
- Thirty-two mailboxes, each with the following properties:
  - Configurable as receive or transmit
  - Configurable with standard or extended identifier
  - Has a programmable receive mask
  - Supports data and remote frame
  - Composed of 0 to 8 bytes of data
  - Uses a 32-bit time stamp on receive and transmit message
  - Protects against reception of new message
  - Holds the dynamically programmable priority of transmit message
  - Employs a programmable interrupt scheme with two interrupt levels
  - Employs a programmable alarm on transmission or reception time-out
- Low-power mode
- Programmable wake-up on bus activity
- Automatic reply to a remote request message
- · Automatic retransmission of a frame in case of loss of arbitration or error
- 32-bit local network time counter synchronized by a specific message (communication in conjunction with mailbox 16)
- Self-test mode
  - Operates in a loopback mode receiving its own message. A "dummy" acknowledge is provided, thereby eliminating the need for another node to provide the acknowledge bit.



For a SYSCLKOUT of 60 MHz, the smallest bit rate possible is 9.375 kbps.

The F2806x CAN has passed the conformance test per ISO/DIS 16845. Contact TI for test report and exceptions.






Figure 6-37. eCAN Block Diagram and Interface Circuit

Table 6-46. 3.3-V eCAN Transceivers

PART NUMBER	SUPPLY VOLTAGE	LOW-POWER MODE	SLOPE CONTROL	VREF	OTHER	T <sub>A</sub>
SN65HVD230	3.3 V	Standby	Adjustable	Yes	-	-40°C to 85°C
SN65HVD230Q	3.3 V	Standby	Adjustable	Yes	-	-40°C to 125°C
SN65HVD231	3.3 V	Sleep	Adjustable	Yes	_	-40°C to 85°C
SN65HVD231Q	3.3 V	Sleep	Adjustable	Yes	_	-40°C to 125°C
SN65HVD232	3.3 V	None	None	None	_	-40°C to 85°C
SN65HVD232Q	3.3 V	None	None	None	_	-40°C to 125°C
SN65HVD233	3.3 V	Standby	Adjustable	None	Diagnostic Loopback	-40°C to 125°C
SN65HVD234	3.3 V	Standby and Sleep	Adjustable	None	_	-40°C to 125°C
SN65HVD235	3.3 V	Standby	Adjustable	None	Autobaud Loopback	-40°C to 125°C
ISO1050	3–5.5 V	None	None	None	Built-in Isolation Low Prop Delay Thermal Shutdown Failsafe Operation Dominant Time-Out	–55°C to 105°C






Figure 6-38. eCAN-A Memory Map

#### NOTE

If the eCAN module is not used in an application, the RAM available (LAM, MOTS, MOTO, and mailbox RAM) can be used as general-purpose RAM. The CAN module clock should be enabled for this.



The CAN registers listed in Table 6-47 are used by the CPU to configure and control the CAN controller and the message objects. eCAN control registers only support 32-bit read/write operations. Mailbox RAM can be accessed as 16 bits or 32 bits. 32-bit accesses are aligned to an even boundary.

# Table 6-47. CAN Register Map<sup>(1)</sup>

REGISTER NAME	eCAN-A ADDRESS	SIZE (x32)	DESCRIPTION
CANME	0x6000	1	Mailbox enable
CANMD	0x6002	1	Mailbox direction
CANTRS	0x6004	1	Transmit request set
CANTRR	0x6006	1	Transmit request reset
CANTA	0x6008	1	Transmission acknowledge
CANAA	0x600A	1	Abort acknowledge
CANRMP	0x600C	1	Receive message pending
CANRML	0x600E	1	Receive message lost
CANRFP	0x6010	1	Remote frame pending
CANGAM	0x6012	1	Global acceptance mask
CANMC	0x6014	1	Master control
CANBTC	0x6016	1	Bit-timing configuration
CANES	0x6018	1	Error and status
CANTEC	0x601A	1	Transmit error counter
CANREC	0x601C	1	Receive error counter
CANGIF0	0x601E	1	Global interrupt flag 0
CANGIM	0x6020	1	Global interrupt mask
CANGIF1	0x6022	1	Global interrupt flag 1
CANMIM	0x6024	1	Mailbox interrupt mask
CANMIL	0x6026	1	Mailbox interrupt level
CANOPC	0x6028	1	Overwrite protection control
CANTIOC	0x602A	1	TX I/O control
CANRIOC	0x602C	1	RX I/O control
CANTSC	0x602E	1	Time stamp counter (Reserved in SCC mode)
CANTOC	0x6030	1	Time-out control (Reserved in SCC mode)
CANTOS	0x6032	1	Time-out status (Reserved in SCC mode)

<sup>(1)</sup> These registers are mapped to Peripheral Frame 1.




#### 6.16 Inter-Integrated Circuit (I2C)

The device contains one I2C Serial Port. Figure 6-39 shows how the I2C peripheral module interfaces within the device.

The I2C module has the following features:

- Compliance with the Philips Semiconductors I2C-bus specification (version 2.1):
  - Support for 1-bit to 8-bit format transfers
  - 7-bit and 10-bit addressing modes
  - General call
  - START byte mode
  - Support for multiple master-transmitters and slave-receivers
  - Support for multiple slave-transmitters and master-receivers
  - Combined master transmit/receive and receive/transmit mode
  - Data transfer rate of from 10 kbps up to 400 kbps (I2C Fast-mode rate)
- One 4-word receive FIFO and one 4-word transmit FIFO
- One interrupt that can be used by the CPU. This interrupt can be generated as a result of one of the following conditions:
  - Transmit-data ready
  - Receive-data ready
  - Register-access ready
  - No-acknowledgment received
  - Arbitration lost
  - Stop condition detected
  - Addressed as slave
- · An additional interrupt that can be used by the CPU when in FIFO mode
- Module enable/disable capability
- · Free data format mode





- A. The I2C registers are accessed at the SYSCLKOUT rate. The internal timing and signal waveforms of the I2C port are also at the SYSCLKOUT rate.
- B. The clock enable bit (I2CAENCLK) in the PCLKCRO register turns off the clock to the I2C port for low power operation. Upon reset, I2CAENCLK is clear, which indicates the peripheral internal clocks are off.

Figure 6-39. I2C Peripheral Module Interfaces

The registers in Table 6-48 configure and control the I2C port operation.

Table 6-48. I2C-A Registers

NAME	ADDRESS	EALLOW PROTECTED	DESCRIPTION		
I2COAR	0x7900	No	I2C own address register		
I2CIER	0x7901	No	I2C interrupt enable register		
I2CSTR	0x7902	No	I2C status register		
I2CCLKL	0x7903	No	I2C clock low-time divider register		
I2CCLKH	0x7904	No	I2C clock high-time divider register		
I2CCNT	0x7905	No	I2C data count register		
I2CDRR	0x7906	No	I2C data receive register		
I2CSAR	0x7907	No	I2C slave address register		
I2CDXR	0x7908	No	I2C data transmit register		
I2CMDR	0x7909	No	I2C mode register		
I2CISRC	0x790A	No	I2C interrupt source register		
I2CPSC	0x790C	No	I2C prescaler register		
I2CFFTX	0x7920	No	I2C FIFO transmit register		
I2CFFRX	0x7921	No	I2C FIFO receive register		
I2CRSR	-	No	I2C receive shift register (not accessible to the CPU)		
I2CXSR		No	I2C transmit shift register (not accessible to the CPU)		

**NSTRUMENTS** 

# 6.16.1 Inter-Integrated Circuit (I2C) Electrical Data/Timing

#### Table 6-49. I2C Timing


		TEST CONDITIONS	MIN	MAX	UNIT
f <sub>SCL</sub>	SCL clock frequency	I2C clock module frequency is between 7 MHz and 12 MHz and I2C prescaler and clock divider registers are configured appropriately		400	kHz
v <sub>il</sub>	Low level input voltage			0.3 V <sub>DDIO</sub>	V
V <sub>ih</sub>	High level input voltage		0.7 V <sub>DDIO</sub>		V
$V_{hys}$	Input hysteresis		0.05 V <sub>DDIO</sub>		V
V <sub>ol</sub>	Low level output voltage	3 mA sink current	0	0.4	V
t <sub>LOW</sub>	Low period of SCL clock	I2C clock module frequency is between 7 MHz and 12 MHz and I2C prescaler and clock divider registers are configured appropriately	1.3		μs
t <sub>HIGH</sub>	High period of SCL clock	I2C clock module frequency is between 7 MHz and 12 MHz and I2C prescaler and clock divider registers are configured appropriately	0.6		μs
lı	Input current with an input voltage between 0.1 Vanua and 0.9 Vanua MAX		-10	10	μΑ



#### 6.17 Enhanced Pulse Width Modulator (ePWM) Modules (ePWM1/2/3/4/5/6/7/8)

The devices contain up to eight enhanced PWM Modules (ePWM). Figure 6-40 shows a block diagram of multiple ePWM modules. Figure 6-41 shows the signal interconnections with the ePWM.

Table 6-50 and Table 6-51 show the complete ePWM register set per module.



This signal exists only on devices with an eQEP1 module.

Figure 6-40. ePWM

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011



#### Table 6-50. ePWM1-ePWM4 Control and Status Registers

NAME	ePWM1	ePWM2	ePWM3	ePWM4	SIZE (x16) / #SHADOW	DESCRIPTION
TBCTL	0x6800	0x6840	0x6880	0x68C0	1/0	Time Base Control Register
TBSTS	0x6801	0x6841	0x6881	0x68C1	1/0	Time Base Status Register
TBPHSHR	0x6802	0x6842	0x6882	0x68C2	1/0	Time Base Phase HRPWM Register
TBPHS	0x6803	0x6843	0x6883	0x68C3	1/0	Time Base Phase Register
TBCTR	0x6804	0x6844	0x6884	0x68C4	1/0	Time Base Counter Register
TBPRD	0x6805	0x6845	0x6885	0x68C5	1/1	Time Base Period Register Set
TBPRDHR	0x6806	0x6846	0x6886	0x68C6	1/1	Time Base Period High Resolution Register <sup>(1)</sup>
CMPCTL	0x6807	0x6847	0x6887	0x68C7	1/0	Counter Compare Control Register
CMPAHR	0x6808	0x6848	0x6888	0x68C8	1/1	Time Base Compare A HRPWM Register
CMPA	0x6809	0x6849	0x6889	0x68C9	1/1	Counter Compare A Register Set
СМРВ	0x680A	0x684A	0x688A	0x68CA	1/1	Counter Compare B Register Set
AQCTLA	0x680B	0x684B	0x688B	0x68CB	1/0	Action Qualifier Control Register For Output A
AQCTLB	0x680C	0x684C	0x688C	0x68CC	1/0	Action Qualifier Control Register For Output B
AQSFRC	0x680D	0x684D	0x688D	0x68CD	1/0	Action Qualifier Software Force Register
AQCSFRC	0x680E	0x684E	0x688E	0x68CE	1/1	Action Qualifier Continuous S/W Force Register Set
DBCTL	0x680F	0x684F	0x688F	0x68CF	1/1	Dead-Band Generator Control Register
DBRED	0x6810	0x6850	0x6890	0x68D0	1/0	Dead-Band Generator Rising Edge Delay Count Register
DBFED	0x6811	0x6851	0x6891	0x68D1	1/0	Dead-Band Generator Falling Edge Delay Count Register
TZSEL	0x6812	0x6852	0x6892	0x68D2	1/0	Trip Zone Select Register <sup>(1)</sup>
TZDCSEL	0x6813	0x6853	0x6893	0x68D3	1/0	Trip Zone Digital Compare Register
TZCTL	0x6814	0x6854	0x6894	0x68D4	1/0	Trip Zone Control Register <sup>(1)</sup>
TZEINT	0x6815	0x6855	0x6895	0x68D5	1/0	Trip Zone Enable Interrupt Register <sup>(1)</sup>
TZFLG	0x6816	0x6856	0x6896	0x68D6	1/0	Trip Zone Flag Register <sup>(1)</sup>
TZCLR	0x6817	0x6857	0x6897	0x68D7	1/0	Trip Zone Clear Register <sup>(1)</sup>
TZFRC	0x6818	0x6858	0x6898	0x68D8	1/0	Trip Zone Force Register <sup>(1)</sup>
ETSEL	0x6819	0x6859	0x6899	0x68D9	1/0	Event Trigger Selection Register
ETPS	0x681A	0x685A	0x689A	0x68DA	1 / 0	Event Trigger Prescale Register
ETFLG	0x681B	0x685B	0x689B	0x68DB	1 / 0	Event Trigger Flag Register
ETCLR	0x681C	0x685C	0x689C	0x68DC	1 / 0	Event Trigger Clear Register
ETFRC	0x681D	0x685D	0x689D	0x68DD	1 / 0	Event Trigger Force Register
PCCTL	0x681E	0x685E	0x689E	0x68DE	1 / 0	PWM Chopper Control Register
HRCNFG	0x6820	0x6860	0x68A0	0x68E0	1/0	HRPWM Configuration Register <sup>(1)</sup>

<sup>(1)</sup> Registers that are EALLOW protected.



# Table 6-50. ePWM1-ePWM4 Control and Status Registers (continued)

NAME	ePWM1	ePWM2	ePWM3	ePWM4	SIZE (x16) / #SHADOW	DESCRIPTION
HRMSTEP	0x6826	-	-	-	1/0	HRPWM MEP Step Register
HRPCTL	0x6828	0x6868	0x68A8	0x68E8	1/0	High resolution Period Control Register <sup>(1)</sup>
TBPRDHRM	0x682A	0x686A	0x68AA	0x68EA	1 / W <sup>(2)</sup>	Time Base Period HRPWM Register Mirror
TBPRDM	0x682B	0x686B	0x68AB	0x68EB	1 / W <sup>(2)</sup>	Time Base Period Register Mirror
CMPAHRM	0x682C	0x686C	0x68AC	0x68EC	1 / W <sup>(2)</sup>	Compare A HRPWM Register Mirror
CMPAM	0x682D	0x686D	0x68AD	0x68ED	1 / W <sup>(2)</sup>	Compare A Register Mirror
DCTRIPSEL	0x6830	0x6870	0x68B0	0x68F0	1/0	Digital Compare Trip Select Register (1)
DCACTL	0x6831	0x6871	0x68B1	0x68F1	1/0	Digital Compare A Control Register <sup>(1)</sup>
DCBCTL	0x6832	0x6872	0x68B2	0x68F2	1/0	Digital Compare B Control Register <sup>(1)</sup>
DCFCTL	0x6833	0x6873	0x68B3	0x68F3	1/0	Digital Compare Filter Control Register <sup>(1)</sup>
DCCAPCT	0x6834	0x6874	0x68B4	0x68F4	1/0	Digital Compare Capture Control Register <sup>(1)</sup>
DCFOFFSET	0x6835	0x6875	0x68B5	0x68F5	1/1	Digital Compare Filter Offset Register
DCFOFFSETCNT	0x6836	0x6876	0x68B6	0x68F6	1/0	Digital Compare Filter Offset Counter Register
DCFWINDOW	0x6837	0x6877	0x68B7	0x68F7	1/0	Digital Compare Filter Window Register
DCFWINDOWCNT	0x6838	0x6878	0x68B8	0x68F8	1/0	Digital Compare Filter Window Counter Register
DCCAP	0x6839	0x6879	0x68B9	0x68F9	1/1	Digital Compare Counter Capture Register

<sup>(2)</sup> W = Write to shadow register

# Table 6-51. ePWM5-ePWM8 Control and Status Registers

NAME	ePWM5	ePWM6	ePWM7	ePWM8	SIZE (x16) / #SHADOW	DESCRIPTION
TBCTL	0x6900	0x6940	0x6980	0x69C0	1/0	Time Base Control Register
TBSTS	0x6901	0x6941	0x6981	0x69C1	1/0	Time Base Status Register
TBPHSHR	0x6902	0x6942	0x6982	0x69C2	1/0	Time Base Phase HRPWM Register
TBPHS	0x6903	0x6943	0x6983	0x69C3	1/0	Time Base Phase Register
TBCTR	0x6904	0x6944	0x6984	0x69C4	1/0	Time Base Counter Register
TBPRD	0x6905	0x6945	0x6985	0x69C5	1/1	Time Base Period Register Set
TBPRDHR	0x6906	0x6946	0x6986	0x69C6	1/1	Time Base Period High Resolution Register <sup>(1)</sup>
CMPCTL	0x6907	0x6947	0x6987	0x69C7	1/0	Counter Compare Control Register
CMPAHR	0x6908	0x6948	0x6988	0x69C8	1 / 1	Time Base Compare A HRPWM Register
CMPA	0x6909	0x6949	0x6989	0x69C9	1/1	Counter Compare A Register Set
СМРВ	0x690A	0x694A	0x698A	0x69CA	1/1	Counter Compare B Register Set

<sup>(1)</sup> Registers that are EALLOW protected.

Instruments

# **ADVANCE INFORMATION**

#### Table 6-51. ePWM5-ePWM8 Control and Status Registers (continued)

NAME	ePWM5	ePWM6	ePWM7	ePWM8	SIZE (x16) / #SHADOW	DESCRIPTION
AQCTLA	0x690B	0x694B	0x698B	0x69CB	1/0	Action Qualifier Control Register For Output A
AQCTLB	0x690C	0x694C	0x698C	0x69CC	1/0	Action Qualifier Control Register For Output B
AQSFRC	0x690D	0x694D	0x698D	0x69CD	1/0	Action Qualifier Software Force Register
AQCSFRC	0x690E	0x694E	0x698E	0x69CE	1 / 1	Action Qualifier Continuous S/W Force Register Set
DBCTL	0x690F	0x694F	0x698F	0x69CF	1 / 1	Dead-Band Generator Control Register
DBRED	0x6910	0x6950	0x6990	0x69D0	1/0	Dead-Band Generator Rising Edge Delay Count Register
DBFED	0x6911	0x6951	0x6991	0x69D1	1/0	Dead-Band Generator Falling Edge Delay Count Register
TZSEL	0x6912	0x6952	0x6992	0x69D2	1/0	Trip Zone Select Register <sup>(1)</sup>
TZDCSEL	0x6913	0x6953	0x6993	0x69D3	1/0	Trip Zone Digital Compare Register
TZCTL	0x6914	0x6954	0x6994	0x69D4	1/0	Trip Zone Control Register <sup>(1)</sup>
TZEINT	0x6915	0x6955	0x6995	0x69D5	1/0	Trip Zone Enable Interrupt Register <sup>(1)</sup>
TZFLG	0x6916	0x6956	0x6996	0x69D6	1/0	Trip Zone Flag Register <sup>(1)</sup>
TZCLR	0x6917	0x6957	0x6997	0x69D7	1/0	Trip Zone Clear Register <sup>(1)</sup>
TZFRC	0x6918	0x6958	0x6998	0x69D8	1/0	Trip Zone Force Register <sup>(2)</sup>
ETSEL	0x6919	0x6959	0x6999	0x69D9	1/0	Event Trigger Selection Register
ETPS	0x691A	0x695A	0x699A	0x69DA	1/0	Event Trigger Prescale Register
ETFLG	0x691B	0x695B	0x699B	0x69DB	1/0	Event Trigger Flag Register
ETCLR	0x691C	0x695C	0x699C	0x69DC	1/0	Event Trigger Clear Register
ETFRC	0x691D	0x695D	0x699D	0x69DD	1 / 0	Event Trigger Force Register
PCCTL	0x691E	0x695E	0x699E	0x69DE	1 / 0	PWM Chopper Control Register
HRCNFG	0x6920	0x6960	0x69A0	0x69E0	1 / 0	HRPWM Configuration Register <sup>(2)</sup>
HRMSTEP	-	-	-	-	1 / 0	HRPWM MEP Step Register
HRPCTL	0x6928	0x6968	0x69A8	0x69E8	1/0	High resolution Period Control Register <sup>(2)</sup>
TBPRDHRM	0x692A	0x696A	0x69AA	0x69EA	1 / W <sup>(3)</sup>	Time Base Period HRPWM Register Mirror
TBPRDM	0x692B	0x696B	0x69AB	0x69EB	1 / W <sup>(3)</sup>	Time Base Period Register Mirror
CMPAHRM	0x692C	0x696C	0x69AC	0x69EC	1 / W <sup>(3)</sup>	Compare A HRPWM Register Mirror
CMPAM	0x692D	0x696D	0x69AD	0x69ED	1 / W <sup>(3)</sup>	Compare A Register Mirror
DCTRIPSEL	0x6930	0x6970	0x69B0	0x69F0	1/0	Digital Compare Trip Select Register (2)
DCACTL	0x6931	0x6971	0x69B1	0x69F1	1/0	Digital Compare A Control Register <sup>(2)</sup>
DCBCTL	0x6932	0x6972	0x69B2	0x69F2	1/0	Digital Compare B Control Register <sup>(2)</sup>
DCFCTL	0x6933	0x6973	0x69B3	0x69F3	1/0	Digital Compare Filter Control Register <sup>(2)</sup>

Registers that are EALLOW protected.


W = Write to shadow register



# Table 6-51. ePWM5-ePWM8 Control and Status Registers (continued)

NAME	ePWM5	ePWM6	ePWM7	ePWM8	SIZE (x16) / #SHADOW	DESCRIPTION
DCCAPCT	0x6934	0x6974	0x69B4	0x69F4	1 / 0	Digital Compare Capture Control Register (2)
DCFOFFSET	0x6935	0x6975	0x69B5	0x69F5	1/1	Digital Compare Filter Offset Register
DCFOFFSETCNT	0x6936	0x6976	0x69B6	0x69F6	1/0	Digital Compare Filter Offset Counter Register
DCFWINDOW	0x6937	0x6977	0x69B7	0x69F7	1/0	Digital Compare Filter Window Register
DCFWINDOWCNT	0x6938	0x6978	0x69B8	0x69F8	1/0	Digital Compare Filter Window Counter Register
DCCAP	0x6939	0x6979	0x69B9	0x69F9	1 / 1	Digital Compare Counter Capture Register





- A. These events are generated by the Type 1 ePWM digital compare (DC) submodule based on the levels of the COMPxOUT and TZ signals.
- B. This signal exists only on devices with an eQEP1 module.

Figure 6-41. ePWM Sub-Modules Showing Critical Internal Signal Interconnections



#### 6.17.1 Enhanced Pulse Width Modulator (ePWM) Electrical Data/Timing

PWM refers to PWM outputs on ePWM1–8. Table 6-52 shows the PWM timing requirements and Table 6-53, switching characteristics.

Table 6-52. ePWM Timing Requirements<sup>(1)</sup>

		TEST CONDITIONS	MIN MAX	UNIT
t <sub>w(SYCIN)</sub>	Sync input pulse width	Asynchronous	2t <sub>c(SCO)</sub>	cycles
		Synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	$1t_{c(SCO)} + t_{w(IQSW)}$	cycles

(1) For an explanation of the input qualifier parameters, see Table 6-67.

#### Table 6-53. ePWM Switching Characteristics


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>w(PWM)</sub>	Pulse duration, PWMx output high/low		33.33		ns
t <sub>w(SYNCOUT)</sub>	Sync output pulse width		8t <sub>c(SCO)</sub>		cycles
t <sub>d(PWM)tza</sub>	Delay time, trip input active to PWM forced high Delay time, trip input active to PWM forced low	no pin load		25	ns
t <sub>d(TZ-PWM)HZ</sub>	Delay time, trip input active to PWM Hi-Z			20	ns

# 6.17.2 Trip-Zone Input Timing

Table 6-54. Trip-Zone Input Timing Requirements<sup>(1)</sup>

			MIN MAX	UNIT
t <sub>w(TZ)</sub>	Pulse duration, $\overline{TZx}$ input low	Asynchronous	1t <sub>c(SCO)</sub>	cycles
		Synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	$1t_{c(SCO)} + t_{w(IQSW)}$	cycles

(1) For an explanation of the input qualifier parameters, see Table 6-67.



- C.  $\overline{TZ}$   $\overline{TZ1}$ ,  $\overline{TZ2}$ ,  $\overline{TZ3}$ ,  $\overline{TZ4}$ ,  $\overline{TZ5}$ ,  $\overline{TZ6}$
- D. PWM refers to all the PWM pins in the device. The state of the PWM pins after TZ is taken high depends on the PWM recovery software.

Figure 6-42. PWM Hi-Z Characteristics



### 6.18 High-Resolution PWM (HRPWM)

This module combines multiple delay lines in a single module and a simplified calibration system by using a dedicated calibration delay line. For each ePWM module there is one HR delay line.

The HRPWM module offers PWM resolution (time granularity) that is significantly better than what can be achieved using conventionally derived digital PWM methods. The key points for the HRPWM module are:

- Significantly extends the time resolution capabilities of conventionally derived digital PWM
- This capability can be utilized in both single edge (duty cycle and phase-shift control) as well as dual edge control for frequency/period modulation.
- Finer time granularity control or edge positioning is controlled via extensions to the Compare A and Phase registers of the ePWM module.
- HRPWM capabilities, when available on a particular device, are offered only on the A signal path of an ePWM module (i.e., on the EPWMxA output). EPWMxB output has conventional PWM capabilities.

NOTE The minimum SYSCLKOUT frequency allowed for HRPWM is 60 MHz.
NOTE When dual-edge high-resolution is enabled (high-resolution period mode), the PWMxB output is not available for use.

#### 6.18.1 High-Resolution PWM (HRPWM) Electrical Data/Timing

Table 6-55 shows the high-resolution PWM switching characteristics.

#### Table 6-55. High-Resolution PWM Characteristics (1)

	MIN	TYP	MAX	UNIT
Micro Edge Positioning (MEP) step size (2)		150	310	ps

- (1) The HRPWM operates at a minimum SYSCLKOUT frequency of 60 MHz.
- (2) Maximum MEP step size is based on worst-case process, maximum temperature and maximum voltage. MEP step size will increase with low voltage and high temperature and decrease with voltage and cold temperature.

  Applications that use the HRPWM feature should use MEP Scale Factor Optimizer (SFO) estimation software functions. See the TI software libraries for details of using SFO function in end applications. SFO functions help to estimate the number of MEP steps per SYSCLKOUT period dynamically while the HRPWM is in operation.



#### 6.19 Enhanced Capture Module (eCAP1)

The device contains an enhanced capture (eCAP) module. Figure 6-43 shows a functional block diagram of a module.




Figure 6-43. eCAP Functional Block Diagram

The eCAP module is clocked at the SYSCLKOUT rate.

The clock enable bits (ECAP1 ENCLK) in the PCLKCR1 register turn off the eCAP module individually (for low-power operation). Upon reset, ECAP1ENCLK is set to low, indicating that the peripheral clock is off.



#### Table 6-56. eCAP Control and Status Registers

NAME	eCAP1	eCAP2	eCAP3	SIZE (x16)	DESCRIPTION
TSCTR	0x6A00	0x6A20	0x6A40	2	Time-Stamp Counter
CTRPHS	0x6A02	0x6A22	0x6A42	2	Counter Phase Offset Value Register
CAP1	0x6A04	0x6A24	0x6A44	2	Capture 1 Register
CAP2	0x6A06	0x6A26	0x6A46	2	Capture 2 Register
CAP3	0x6A08	0x6A28	0x6A48	2	Capture 3 Register
CAP4	0x6A0A	0x6A2A	0x6A4A	2	Capture 4 Register
Reserved	0x6A0C - 0x6A12	0x6A2C - 0x6A32	0x6A4C - 0x6A52	8	Reserved
ECCTL1	0x6A14	0x6A34	0x6A54	1	Capture Control Register 1
ECCTL2	0x6A15	0x6A35	0x6A55	1	Capture Control Register 2
ECEINT	0x6A16	0x6A36	0x6A56	1	Capture Interrupt Enable Register
ECFLG	0x6A17	0x6A37	0x6A57	1	Capture Interrupt Flag Register
ECCLR	0x6A18	0x6A38	0x6A58	1	Capture Interrupt Clear Register
ECFRC	0x6A19	0x6A39	0x6A59	1	Capture Interrupt Force Register
Reserved	0x6A1A - 0x6A1F	0x6A3A - 0x6A3F	0x6A5A - 0x6A5F	6	Reserved

# 6.19.1 Enhanced Capture (eCAP) Electrical Data/Timing

Table 6-57 shows the eCAP timing requirement and Table 6-58 shows the eCAP switching characteristics.

# Table 6-57. Enhanced Capture (eCAP) Timing Requirement<sup>(1)</sup>

		TEST CONDITIONS	MIN MAX	UNIT
t <sub>w(CAP)</sub>	Capture input pulse width	Asynchronous	2t <sub>c(SCO)</sub>	cycles
		Synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	1t <sub>c(SCO)</sub> + t <sub>w(IQSW)</sub>	cycles

<sup>(1)</sup> For an explanation of the input qualifier parameters, see Table 6-67.

#### Table 6-58. eCAP Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t <sub>w(APWM)</sub>	Pulse duration, APWMx output high/low		20	ns



#### 6.20 High-Resolution Capture (HRCAP) Module

The High-Resolution Capture (HRCAP) module measures the difference between external pulses with a typical resolution of 300 ps.

Uses for the HRCAP include:

- · Capactive touch applications
- · High-resolution period and duty cycle measurements of pulse train cycles
- Instantaneous speed measurements
- Instantaneous frequency measurements
- Reading the feedback across an isolation boundary
- Distance/sonar measurement and scanning

The HRCAP module features include:

- Pulse width capture in either non-high-resolution or high-resolution modes
- Difference (Delta) mode pulse width capture
- Typical high-resolution capture on the order of 300 ps resolution
- · Interrupt on either falling or rising edge
- · Continuous mode capture of pulse widths in 2-deep buffer
- · Calibration logic for precision high-resolution capture
- All of the above resources are dedicated to a single input pin
- HRCAP calibration software library supplied by TI is used for both calibration and calculating fractional pulse widths

The HRCAP module includes one capture channel in addition to a high-resolution calibration block, which connects internally to an HRPWM channel when calibrating.

Each HRCAP channel has the following independent key resources:

- Dedicated input capture pin
- 16-bit HRCAP clock which is either equal to the PLL output frequency (asynchronous to SYSCLKOUT) or equal to the SYSCLKOUT frequency (synchronous to SYSCLKOUT)
- High-resolution pulse width capture in a 2-deep buffer




Figure 6-44. HRCAP Functional Block Diagram



# 6.21 Enhanced Quadrature Encoder Modules (eQEP1/2)

The device contains up to two enhanced quadrature encoder (eQEP) modules. Table 6-59 provides a summary of the eQEP registers.

Table 6-59. eQEP Control and Status Registers

NAME	eQEP1 ADDRESS	eQEP2 ADDRESS	eQEP1 SIZE(x16)/ #SHADOW	REGISTER DESCRIPTION
QPOSCNT	0x6B00	0x6B40	2/0	eQEP Position Counter
QPOSINIT	0x6B02	0x6B42	2/0	eQEP Initialization Position Count
QPOSMAX	0x6B04	0x6B44	2/0	eQEP Maximum Position Count
QPOSCMP	0x6B06	0x6B46	2/1	eQEP Position-compare
QPOSILAT	0x6B08	0x6B48	2/0	eQEP Index Position Latch
QPOSSLAT	0x6B0A	0x6B4A	2/0	eQEP Strobe Position Latch
QPOSLAT	0x6B0C	0x6B4C	2/0	eQEP Position Latch
QUTMR	0x6B0E	0x6B4E	2/0	eQEP Unit Timer
QUPRD	0x6B10	0x6B50	2/0	eQEP Unit Period Register
QWDTMR	0x6B12	0x6B52	1/0	eQEP Watchdog Timer
QWDPRD	0x6B13	0x6B53	1/0	eQEP Watchdog Period Register
QDECCTL	0x6B14	0x6B54	1/0	eQEP Decoder Control Register
QEPCTL	0x6B15	0x6B55	1/0	eQEP Control Register
QCAPCTL	0x6B16	0x6B56	1/0	eQEP Capture Control Register
QPOSCTL	0x6B17	0x6B57	1/0	eQEP Position-compare Control Register
QEINT	0x6B18	0x6B58	1/0	eQEP Interrupt Enable Register
QFLG	0x6B19	0x6B59	1/0	eQEP Interrupt Flag Register
QCLR	0x6B1A	0x6B5A	1/0	eQEP Interrupt Clear Register
QFRC	0x6B1B	0x6B5B	1/0	eQEP Interrupt Force Register
QEPSTS	0x6B1C	0x6B5C	1/0	eQEP Status Register
QCTMR	0x6B1D	0x6B5D	1/0	eQEP Capture Timer
QCPRD	0x6B1E	0x6B5E	1/0	eQEP Capture Period Register
QCTMRLAT	0x6B1F	0x6B5F	1/0	eQEP Capture Timer Latch
QCPRDLAT	0x6B20	0x6B60	1/0	eQEP Capture Period Latch
Reserved	0x6B21 – 0x6B3F	0x6B61 – 0x6B7F	31/0	

TMS320F28064 TMS320F28063 TMS320F28062

Figure 6-45 shows the block diagram of the eQEP module.




Figure 6-45. eQEP Functional Block Diagram



#### Enhanced Quadrature Encoder (eQEP) Electrical Data/Timing 6.21.1

Table 6-60 shows the eQEP timing requirement and Table 6-61 shows the eQEP switching characteristics.

Table 6-60. Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements<sup>(1)</sup>

		TEST CONDITIONS	MIN MA	XX UNIT
t <sub>w(QEPP)</sub>	QEP input period	Asynchronous/synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	$2[1t_{c(SCO)} + t_{w(IQSW)}]$	cycles
t <sub>w(INDEXH)</sub>	QEP Index Input High time	Asynchronous/synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	2t <sub>c(SCO)</sub> +t <sub>w(IQSW)</sub>	cycles
t <sub>w(INDEXL)</sub>	QEP Index Input Low time	Asynchronous/synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	$2t_{c(SCO)} + t_{w(IQSW)}$	cycles
t <sub>w(STROBH)</sub>	QEP Strobe High time	Asynchronous/synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	$2t_{c(SCO)} + t_{w(IQSW)}$	cycles
t <sub>w(STROBL)</sub>	QEP Strobe Input Low time	Asynchronous/synchronous	2t <sub>c(SCO)</sub>	cycles
		With input qualifier	2t <sub>c(SCO)</sub> +t <sub>w(IQSW)</sub>	cycles

<sup>(1)</sup> For an explanation of the input qualifier parameters, see Table 6-67.

#### Table 6-61. eQEP Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>d(CNTR)xin</sub>	Delay time, external clock to counter increment			$4t_{c(SCO)}$	cycles
t <sub>d(PCS-OUT)QEP</sub>	Delay time, QEP input edge to position compare sync output			6t <sub>c(SCO)</sub>	cycles



#### 6.22 JTAG Port

On the 2806x device, the JTAG port is reduced to 5 pins (TRST, TCK, TDI, TMS, TDO). TCK, TDI, TMS and TDO pins are also GPIO pins. The TRST signal selects either JTAG or GPIO operating mode for the pins in Figure 6-46. During emulation/debug, the GPIO function of these pins are not available. If the GPIO38/TCK/XCLKIN pin is used to provide an external clock, an alternate clock source should be used to clock the device during emulation/debug since this pin will be needed for the TCK function.

#### NOTE

In 2806x devices, the JTAG pins may also be used as GPIO pins. Care should be taken in the board design to ensure that the circuitry connected to these pins do not affect the emulation capabilities of the JTAG pin function. Any circuitry connected to these pins should not prevent the emulator from driving (or being driven by) the JTAG pins for successful debug.




Figure 6-46. JTAG/GPIO Multiplexing



# 6.23 General-Purpose Input/Output (GPIO) MUX

The GPIO MUX can multiplex up to three independent peripheral signals on a single GPIO pin in addition to providing individual pin bit-banging I/O capability.

The device supports 45 GPIO pins. The GPIO control and data registers are mapped to Peripheral Frame 1 to enable 32-bit operations on the registers (along with 16-bit operations). Table 6-62 shows the GPIO register mapping.

#### Table 6-62. GPIO Registers

NAME	ADDRESS	SIZE (x16)	DESCRIPTION
	GPIO CON	TROL REGISTE	ERS (EALLOW PROTECTED)
GPACTRL	0x6F80	2	GPIO A Control Register (GPIO0 to 31)
GPAQSEL1	0x6F82	2	GPIO A Qualifier Select 1 Register (GPIO0 to 15)
GPAQSEL2	0x6F84	2	GPIO A Qualifier Select 2 Register (GPIO16 to 31)
GPAMUX1	0x6F86	2	GPIO A MUX 1 Register (GPIO0 to 15)
GPAMUX2	0x6F88	2	GPIO A MUX 2 Register (GPIO16 to 31)
GPADIR	0x6F8A	2	GPIO A Direction Register (GPIO0 to 31)
GPAPUD	0x6F8C	2	GPIO A Pull Up Disable Register (GPIO0 to 31)
GPBCTRL	0x6F90	2	GPIO B Control Register (GPIO32 to 44)
GPBQSEL1	0x6F92	2	GPIO B Qualifier Select 1 Register (GPIO32 to 44)
GPBMUX1	0x6F96	2	GPIO B MUX 1 Register (GPIO32 to 44)
GPBDIR	0x6F9A	2	GPIO B Direction Register (GPIO32 to 44)
GPBPUD	0x6F9C	2	GPIO B Pull Up Disable Register (GPIO32 to 44)
AIOMUX1	0x6FB6	2	Analog, I/O mux 1 register (AIO0 to AIO15)
AIODIR	0x6FBA	2	Analog, I/O Direction Register (AIO0 to AIO15)
	GPIO DAT	A REGISTERS (	NOT EALLOW PROTECTED)
GPADAT	0x6FC0	2	GPIO A Data Register (GPIO0 to 31)
GPASET	0x6FC2	2	GPIO A Data Set Register (GPIO0 to 31)
GPACLEAR	0x6FC4	2	GPIO A Data Clear Register (GPIO0 to 31)
GPATOGGLE	0x6FC6	2	GPIO A Data Toggle Register (GPIO0 to 31)
GPBDAT	0x6FC8	2	GPIO B Data Register (GPIO32 to 44)
GPBSET	0x6FCA	2	GPIO B Data Set Register (GPIO32 to 44)
GPBCLEAR	0x6FCC	2	GPIO B Data Clear Register (GPIO32 to 44)
GPBTOGGLE	0x6FCE	2	GPIO B Data Toggle Register (GPIO32 to 44)
AIODAT	0x6FD8	2	Analog I/O Data Register (AIO0 to AIO15)
AIOSET	0x6FDA	2	Analog I/O Data Set Register (AIO0 to AIO15)
AIOCLEAR	0x6FDC	2	Analog I/O Data Clear Register (AIO0 to AIO15)
AIOTOGGLE	0x6FDE	2	Analog I/O Data Toggle Register (AIO0 to AIO15)
GPIO	INTERRUPT AND LOW	POWER MODE	S SELECT REGISTERS (EALLOW PROTECTED)
GPIOXINT1SEL	0x6FE0	1	XINT1 GPIO Input Select Register (GPIO0 to 31)
GPIOXINT2SEL	0x6FE1	1	XINT2 GPIO Input Select Register (GPIO0 to 31)
GPIOXINT3SEL	0x6FE2	1	XINT3 GPIO Input Select Register (GPIO0 to 31)
GPIOLPMSEL	0x6FE8	2	LPM GPIO Select Register (GPIO0 to 31)

#### **NOTE**

There is a two-SYSCLKOUT cycle delay from when the write to the GPxMUXn/AIOMUXn and GPxQSELn registers occurs to when the action is valid.



# Table 6-63. GPIOA MUX<sup>(1)</sup> (2)

	DEFAULT AT RESET PRIMARY I/O FUNCTION	PERIPHERAL SELECTION 1	PERIPHERAL SELECTION 2	PERIPHERAL SELECTION 3
GPAMUX1 REGISTER BITS	(GPAMUX1 BITS = 00)	(GPAMUX1 BITS = 01)	(GPAMUX1 BITS = 10)	(GPAMUX1 BITS = 11)
1-0	GPIO0	EPWM1A (O)	Reserved	Reserved
3-2	GPIO1	EPWM1B (O)	Reserved	COMP1OUT (O)
5-4	GPIO2	EPWM2A (O)	Reserved	Reserved
7-6	GPIO3	EPWM2B (O)	SPISOMIA (I/O)	COMP2OUT (O)
9-8	GPIO4	EPWM3A (O)	Reserved	Reserved
11-10	GPIO5	EPWM3B (O)	SPISIMOA (I/O)	ECAP1 (I/O)
13-12	GPIO6	EPWM4A (O)	EPWMSYNCI (I)	EPWMSYNCO (O)
15-14	GPIO7	EPWM4B (O)	SCIRXDA (I)	ECAP2 (I/O)
17-16	GPIO8	EPWM5A (O)	Reserved	ADCSOCAO (O)
19-18	GPIO9	EPWM5B (O)	SCITXDB <sup>(3)</sup> (O)	ECAP3 (I/O)
21-20	GPIO10	EPWM6A (O)	Reserved	ADCSOCBO (O)
23-22	GPIO11	EPWM6B (O)	SCIRXDB(3) (I)	ECAP1 (I/O)
25-24	GPIO12	TZ1 (I)	SCITXDA (O)	SPISIMOB (I/O)
27-26	GPIO13	TZ2 (I)	Reserved	SPISOMIB (I/O)
29-28	GPIO14	TZ3 (I)	SCITXDB <sup>(3)</sup> (O)	SPICLKB (I/O)
31-30	GPIO15	ECAP2 (I/O)	SCIRXDB(3) (I)	SPISTEB (I/O)
GPAMUX2 REGISTER BITS	(GPAMUX2 BITS = 00)	(GPAMUX2 BITS = 01)	(GPAMUX2 BITS = 10)	(GPAMUX2 BITS = 11)
1-0	GPIO16	SPISIMOA (I/O)	Reserved	TZ2 (I)
3-2	GPIO17	SPISOMIA (I/O)	Reserved	TZ3 (I)
5-4	GPIO18	SPICLKA (I/O)	SCITXDB <sup>(3)</sup> (O)	XCLKOUT (O)
7-6	GPIO19/XCLKIN	SPISTEA (I/O)	SCIRXDB(3) (I)	ECAP1 (I/O)
9-8	GPIO20	EQEP1A (I)	MDXA (O)	COMP1OUT (O)
11-10	GPIO21	EQEP1B (I)	MDRA (I)	COMP2OUT (O)
13-12	GPIO22	EQEP1S (I/O)	MCLKXA (I/O)	SCITXDB <sup>(3)</sup> (O)
15-14	GPIO23	EQEP1I (I/O)	MFSXA (I/O)	SCIRXDB <sup>(3)</sup> (I)
17-16	GPIO24	ECAP1 (I/O)	EQEP2A <sup>(3)</sup> (I)	SPISIMOB (I/O)
19-18	GPIO25	ECAP2 (I/O)	EQEP2B <sup>(3)</sup> (I)	SPISOMIB (I/O)
21-20	GPIO26	ECAP3 (I/O)	EQEP2I <sup>(3)</sup> (I/O)	SPICLKB (I/O)
23-22	GPIO27	HRCAP2 (I)	EQEP2S <sup>(3)</sup> (I/O)	SPISTEB (I/O)
25-24	GPIO28	SCIRXDA (I)	SDAA (I/OD)	TZ2 (I)
27-26	GPIO29	SCITXDA (O)	SCLA (I/OD)	TZ3 (I)
29-28	GPIO30	CANRXA (I)	EQEP2I <sup>(3)</sup> (I/O)	EPWM7A (O)
31-30	GPIO31	CANTXA (O)	EQEP2S <sup>(3)</sup> (I/O)	EPWM8A (O)

<sup>(1)</sup> The word "Reserved" means that there is no peripheral assigned to this GPxMUX1/2 register setting. Should it be selected, the state of the pin will be undefined and the pin may be driven. This selection is a reserved configuration for future expansion.

<sup>(2)</sup> I = Input, O = Output, OD = Open Drain

<sup>(3)</sup> The SCI-B and eQEP2 peripherals are not available on the 80-pin PN/PFP package.

STRUMENTS

# **ADVANCE INFORMATION**

# **Table 6-64. GPIOB MUX**(1)(2)

	DEFAULT AT RESET PRIMARY I/O FUNCTION	PERIPHERAL SELECTION 1	PERIPHERAL SELECTION 2	PERIPHERAL SELECTION 3
GPBMUX1 REGISTER BITS	(GPBMUX1 BITS = 00)	(GPBMUX1 BITS = 01)	(GPBMUX1 BITS = 10)	(GPBMUX1 BITS = 11)
1-0	GPIO32	SDAA (I/OD)	EPWMSYNCI (I)	ADCSOCAO (O)
3-2	GPIO33	SCLA (I/OD)	EPWMSYNCO (O)	ADCSOCBO (O)
5-4	GPIO34	COMP2OUT (O)	Reserved	COMP3OUT (O)
7-6	GPIO35 (TDI)	Reserved	Reserved	Reserved
9-8	GPIO36 (TMS)	Reserved	Reserved	Reserved
11-10	GPIO37 (TDO)	Reserved	Reserved	Reserved
13-12	GPIO38/XCLKIN (TCK)	Reserved	Reserved	Reserved
15-14	GPIO39	Reserved	Reserved	Reserved
17-16	GPIO40 <sup>(3)</sup>	EPWM7A (O)	SCITXDB (O)	Reserved
19-18	GPIO41 <sup>(3)</sup>	EPWM7B (O)	SCIRXDB (I)	Reserved
21-20	GPIO42 <sup>(3)</sup>	EPWM8A (O)	TZ1 (I)	COMP1OUT (O)
23-22	GPIO43 <sup>(3)</sup>	EPWM8B (O)	TZ2 (I)	COMP2OUT (O)
25-24	GPIO44 <sup>(3)</sup>	MFSRA (I/O)	SCIRXDB (I)	EPWM7B (O)
27-26	Reserved	Reserved	Reserved	Reserved
29-28	Reserved	Reserved	Reserved	Reserved
31-30	Reserved	Reserved	Reserved	Reserved
GPBMUX2 REGISTER BITS	(GPBMUX2 BITS = 00)	(GPBMUX2 BITS = 01)	(GPBMUX2 BITS = 10)	(GPBMUX2 BITS = 11)
1-0	Reserved	Reserved	Reserved	Reserved
3-2	Reserved	Reserved	Reserved	Reserved
5-4	GPIO50 <sup>(3)</sup>	EQEP1A (I)	MDXA (O)	TZ1 (I)
7-6	GPIO51 <sup>(3)</sup>	EQEP1B (I)	MDRA (I)	TZ2 (I)
9-8	GPIO52 <sup>(3)</sup>	EQEP1S (I/O)	MCLKXA (I/O)	TZ3 (I)
11-10	GPIO53 <sup>(3)</sup>	EQEP1I (I/O)	MFSXA (I/O)	Reserved
13-12	GPIO54 <sup>(3)</sup>	SPISIMOA (I/O)	EQEP2A (I)	HRCAP1 (I)
15-14	GPIO55 <sup>(3)</sup>	SPISOMIA (I/O)	EQEP2B (I)	HRCAP2 (I)
17-16	GPIO56 <sup>(3)</sup>	SPICLKA (I/O)	EQEP2I (I/O)	HRCAP3 (I)
19-18				
	GPIO57 <sup>(3)</sup>	SPISTEA (I/O)	EQEP2S (I/O)	HRCAP4 (I)
21-20	GPIO57 <sup>(3)</sup> GPIO58 <sup>(3)</sup>	SPISTEA (I/O) MCLKRA (I/O)	EQEP2S (I/O) SCITXDB (O)	HRCAP4 (I) EPWM7A (O)
21-20 23-22		, ,	, ,	
	GPIO58 <sup>(3)</sup>	MCLKRA (I/O)	SCITXDB (O)	EPWM7A (O)
23-22	GPIO58 <sup>(3)</sup> Reserved	MCLKRA (I/O) Reserved	SCITXDB (O) Reserved	EPWM7A (O) Reserved
23-22 25-24	GPIO58 <sup>(3)</sup> Reserved Reserved	MCLKRA (I/O)  Reserved  Reserved	SCITXDB (O)  Reserved  Reserved	EPWM7A (O)  Reserved  Reserved

The word "Reserved" means that there is no peripheral assigned to this GPxMUX1/2 register setting. Should it be selected, the state of the pin will be undefined and the pin may be driven. This selection is a reserved configuration for future expansion.

I = Input, O = Output, OD = Open Drain

This pin is not available in the 80-pin PN/PFP package.



#### Table 6-65. Analog MUX<sup>(1)</sup>

		DEFAULT AT RESET
	AIOx AND PERIPHERAL SELECTION 1	PERIPHERAL SELECTION 2 AND PERIPHERAL SELECTION 3
AIOMUX1 REGISTER BITS	AIOMUX1 BITS = 0,x	AIOMUX1 BITS = 1,x
1-0	ADCINA0 (I)	ADCINA0 (I)
3-2	ADCINA1 (I)	ADCINA1 (I)
5-4	AIO2 (I/O)	ADCINA2 (I), COMP1A (I)
7-6	ADCINA3 (I)	ADCINA3 (I)
9-8	AIO4 (I/O)	ADCINA4 (I), COMP2A (I)
11-10	ADCINA5 (I)	ADCINA5 (I)
13-12	AIO6 (I/O)	ADCINA6 (I), COMP3A (I)
15-14	ADCINA7 (I)	ADCINA7 (I)
17-16	ADCINB0 (I)	ADCINB0 (I)
19-18	ADCINB1 (I)	ADCINB1 (I)
21-20	AIO10 (I/O)	ADCINB2 (I), COMP1B (I)
23-22	ADCINB3 (I)	ADCINB3 (I)
25-24	AIO12 (I/O)	ADCINB4 (I), COMP2B (I)
27-26	ADCINB5 (I)	ADCINB5 (I)
29-28	AIO14 (I/O)	ADCINB6 (I), COMP3B (I)
31-30	ADCINB7 (I)	ADCINB7 (I)


(1) I = Input, O = Output

The user can select the type of input qualification for each GPIO pin via the GPxQSEL1/2 registers from four choices:

- Synchronization To SYSCLKOUT Only (GPxQSEL1/2 = 0, 0): This is the default mode of all GPIO pins at reset and it simply synchronizes the input signal to the system clock (SYSCLKOUT).
- Qualification Using Sampling Window (GPxQSEL1/2 = 0, 1 and 1, 0): In this mode the input signal, after synchronization to the system clock (SYSCLKOUT), is qualified by a specified number of cycles before the input is allowed to change.
- The sampling period is specified by the QUALPRD bits in the GPxCTRL register and is configurable in groups of 8 signals. It specifies a multiple of SYSCLKOUT cycles for sampling the input signal. The sampling window is either 3-samples or 6-samples wide and the output is only changed when ALL samples are the same (all 0s or all 1s) as shown in Figure 4-18 (for 6 sample mode).
- No Synchronization (GPxQSEL1/2 = 1,1): This mode is used for peripherals where synchronization is not required (synchronization is performed within the peripheral).

Due to the multi-level multiplexing that is required on the device, there may be cases where a peripheral input signal can be mapped to more then one GPIO pin. Also, when an input signal is not selected, the input signal will default to either a 0 or 1 state, depending on the peripheral.





- A. x stands for the port, either A or B. For example, GPxDIR refers to either the GPADIR and GPBDIR register depending on the particular GPIO pin selected.
- B. GPxDAT latch/read are accessed at the same memory location.
- C. This is a generic GPIO MUX block diagram. Not all options may be applicable for all GPIO pins. See the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical Reference Manual (literature number SPRUH18) for pin-specific variations.

Figure 6-47. GPIO Multiplexing



# SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

# 6.23.1 General-Purpose Input/Output (GPIO) Electrical Data/Timing

#### 6.23.1.1 GPIO Output Timing

Table 6-66. General-Purpose Output Switching Characteristics

	PARAMETER	MIN MAX	UNIT	
t <sub>r(GPO)</sub>	Rise time, GPIO switching low to high	All GPIOs	13 <sup>(1)</sup>	ns
t <sub>f(GPO)</sub>	Fall time, GPIO switching high to low	All GPIOs	13 <sup>(1)</sup>	ns
$t_{fGPO}$	Toggling frequency		15	MHz

(1) Rise time and fall time vary with electrical loading on I/O pins. Values given in Table 6-66 are applicable for a 40-pF load on I/O pins.




Figure 6-48. General-Purpose Output Timing




#### 6.23.1.2 GPIO Input Timing

#### Table 6-67. General-Purpose Input Timing Requirements

			MIN MAX	UNIT
t <sub>w(SP)</sub>	Sampling period	QUALPRD = 0	1t <sub>c(SCO)</sub>	cycles
		QUALPRD ≠ 0	2t <sub>c(SCO)</sub> * QUALPRD	cycles
$t_{w(IQSW)}$	Input qualifier sampling window		$t_{w(SP)} * (n^{(1)} - 1)$	cycles
t <sub>w(GPI)</sub> (2)	D	Synchronous mode	2t <sub>c(SCO)</sub>	cycles
	Pulse duration, GPIO low/high	With input qualifier	$t_{w(IQSW)} + t_{w(SP)} + 1t_{c(SCO)}$	cycles

- (1) "n" represents the number of qualification samples as defined by GPxQSELn register.
- (2) For  $t_{w(GPI)}$ , pulse width is measured from  $V_{IL}$  to  $V_{IL}$  for an active-low signal and  $V_{IH}$  for an active-high signal.



- A. This glitch will be ignored by the input qualifier. The QUALPRD bit field specifies the qualification sampling period. It can vary from 00 to 0xFF. If QUALPRD = 00, then the sampling period is 1 SYSCLKOUT cycle. For any other value "n", the qualification sampling period in 2n SYSCLKOUT cycles (i.e., at every 2n SYSCLKOUT cycles, the GPIO pin will be sampled).
- B. The qualification period selected via the GPxCTRL register applies to groups of 8 GPIO pins.
- C. The qualification block can take either three or six samples. The GPxQSELn Register selects which sample mode is used.
- D. In the example shown, for the qualifier to detect the change, the input should be stable for 10 SYSCLKOUT cycles or greater. In other words, the inputs should be stable for (5 x QUALPRD x 2) SYSCLKOUT cycles. This would ensure 5 sampling periods for detection to occur. Since external signals are driven asynchronously, an 13-SYSCLKOUT-wide pulse ensures reliable recognition.

Figure 6-49. Sampling Mode



#### 6.23.1.3 Sampling Window Width for Input Signals

The following section summarizes the sampling window width for input signals for various input qualifier configurations.

Sampling frequency denotes how often a signal is sampled with respect to SYSCLKOUT.

Sampling frequency = SYSCLKOUT/(2 \* QUALPRD), if QUALPRD ≠ 0

Sampling frequency = SYSCLKOUT, if QUALPRD = 0

Sampling period = SYSCLKOUT cycle x 2 x QUALPRD, if QUALPRD ≠ 0

In the above equations, SYSCLKOUT cycle indicates the time period of SYSCLKOUT.

Sampling period = SYSCLKOUT cycle, if QUALPRD = 0

In a given sampling window, either 3 or 6 samples of the input signal are taken to determine the validity of the signal. This is determined by the value written to GPxQSELn register.

#### Case 1:

Qualification using 3 samples

Sampling window width = (SYSCLKOUT cycle x 2 x QUALPRD) x 2, if QUALPRD ≠ 0

Sampling window width = (SYSCLKOUT cycle) x 2, if QUALPRD = 0

#### Case 2:

Qualification using 6 samples

Sampling window width = (SYSCLKOUT cycle x 2 x QUALPRD) x 5, if QUALPRD ≠ 0

Sampling window width = (SYSCLKOUT cycle) x 5, if QUALPRD = 0




Figure 6-50. General-Purpose Input Timing



#### 6.23.1.4 Low-Power Mode Wakeup Timing

Table 6-68 shows the timing requirements, Table 6-69 shows the switching characteristics, and Figure 6-51 shows the timing diagram for IDLE mode.

## Table 6-68. IDLE Mode Timing Requirements<sup>(1)</sup>


			MIN	NOM	MAX	UNIT
	Dulas duration automal wake up signal	Without input qualifier	2t <sub>c(SCO)</sub>			ovoloo
τ <sub>w</sub> (WAKE-INT)	Pulse duration, external wake-up signal	With input qualifier	5t <sub>c(SCO)</sub> + t <sub>w(IQSW)</sub>			cycles

<sup>(1)</sup> For an explanation of the input qualifier parameters, see Table 6-67.

## Table 6-69. IDLE Mode Switching Characteristics<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Delay time, external wake signal to program	m execution resume (2)			cycles
	Wake-up from Flash	Without input qualifier		20t <sub>c(SCO)</sub>	cycles
	Wake-up from Flash Flash module in sleep state	With input qualifier		$20t_{c(SCO)} + t_{w(IQSW)}$	
t <sub>d(WAKE-IDLE)</sub>		Without input qualifier		1050t <sub>c(SCO)</sub>	cycles
		With input qualifier		$1050t_{c(SCO)} + t_{w(IQSW)}$	
		Without input qualifier		20t <sub>c(SCO)</sub>	cycles
	·	With input qualifier		$20t_{c(SCO)} + t_{w(IQSW)}$	

- (1) For an explanation of the input qualifier parameters, see Table 6-67.
- (2) This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered by the wake-up) signal involves additional latency.



- A. WAKE INT can be any enabled interrupt, WDINT or XRS. After the IDLE instruction is executed, a delay of 5 OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
- B. From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be initiated until at least 4 OSCCLK cycles have elapsed.

Figure 6-51. IDLE Entry and Exit Timing

TEXAS INSTRUMENTS

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

www.ti.com

### **Table 6-70. STANDBY Mode Timing Requirements**

		TEST CONDITIONS	MIN NOM MAX	UNIT
	Pulse duration, external	Without input qualification	3t <sub>c(OSCCLK)</sub>	avala a
<sup>t</sup> w(WAKE-INT)	wake-up signal	With input qualification (1)	(2 + QUALSTDBY) * t <sub>c(OSCCLK)</sub>	cycles


(1) QUALSTDBY is a 6-bit field in the LPMCR0 register.

## **Table 6-71. STANDBY Mode Switching Characteristics**

			_		
	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>d(IDLE-XCOL)</sub>	Delay time, IDLE instruction executed to XCLKOUT low		32t <sub>c(SCO)</sub>	45t <sub>c(SCO)</sub>	cycles
	Delay time, external wake signal to resume (1)	o program execution			cycles
	Wake up from flash	Without input qualifier		100t <sub>c(SCO)</sub>	
	<ul> <li>Flash module in active state</li> </ul>	With input qualifier		$100t_{c(SCO)} + t_{w(WAKE-INT)}$	cycles
t <sub>d(WAKE-STBY)</sub>	Wake up from flash	Without input qualifier		1125t <sub>c(SCO)</sub>	
	<ul> <li>Flash module in sleep state</li> </ul>	With input qualifier		$1125t_{C(SCO)} + t_{w(WAKE-INT)}$	cycles
		Without input qualifier		100t <sub>c(SCO)</sub>	o roloo
	Wake up from SARAM	With input qualifier		$100t_{c(SCO)} + t_{w(WAKE-INT)}$	cycles

<sup>(1)</sup> This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered by the wake up signal) involves additional latency.





- A. IDLE instruction is executed to put the device into STANDBY mode.
- B. The PLL block responds to the STANDBY signal. SYSCLKOUT is held for the number of cycles indicated below before being turned off:
  - 16 cycles, when DIVSEL = 00 or 01
  - 32 cycles, when DIVSEL = 10
  - 64 cycles, when DIVSEL = 11

This delay enables the CPU pipeline and any other pending operations to flush properly.

- C. Clock to the peripherals are turned off. However, the PLL and watchdog are not shut down. The device is now in STANDBY mode. After the IDLE instruction is executed, a delay of 5 OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
- D. The external wake-up signal is driven active.
- E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
- F. After a latency period, the STANDBY mode is exited.
- G. Normal execution resumes. The device will respond to the interrupt (if enabled).
- H. From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be initiated until at least 4 OSCCLK cycles have elapsed.

## Figure 6-52. STANDBY Entry and Exit Timing Diagram


#### Table 6-72. HALT Mode Timing Requirements

		MIN NOM MAX	UNIT
t <sub>w(WAKE-GPIO)</sub>	Pulse duration, GPIO wake-up signal	$t_{oscst} + 2t_{c(OSCCLK)}$	cycles
t <sub>w(WAKE-XRS)</sub>	Pulse duration, XRS wakeup signal	$t_{oscst} + 8t_{c(OSCCLK)}$	cycles

## Table 6-73. HALT Mode Switching Characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>d(IDLE-XCOL)</sub>	Delay time, IDLE instruction executed to XCLKOUT low	32t <sub>c(SCO)</sub>		45t <sub>c(SCO)</sub>	cycles
t <sub>p</sub>	PLL lock-up time			1	ms
t <sub>d(WAKE-HALT)</sub>	Delay time, PLL lock to program execution resume  • Wake up from flash  - Flash module in sleep state			1125t <sub>c(SCO)</sub>	cycles
	Wake up from SARAM			35t <sub>c(SCO)</sub>	cycles





- A. IDLE instruction is executed to put the device into HALT mode.
- B. The PLL block responds to the HALT signal. SYSCLKOUT is held for the number of cycles indicated below before oscillator is turned off and the CLKIN to the core is stopped:
  - 16 cycles, when DIVSEL = 00 or 01
  - 32 cycles, when DIVSEL = 10
  - 64 cycles, when DIVSEL = 11

This delay enables the CPU pipeline and any other pending operations to flush properly.

- C. Clocks to the peripherals are turned off and the PLL is shut down. If a quartz crystal or ceramic resonator is used as the clock source, the internal oscillator is shut down as well. The device is now in HALT mode and consumes absolute minimum power. It is possible to keep the zero-pin internal oscillators (INTOSC1 and INTOSC2) and the watchdog alive in HALT mode. This is done by writing to the appropriate bits in the CLKCTL register. After the IDLE instruction is executed, a delay of 5 OSCCLK cycles (minimum) is needed before the wake-up signal could be asserted.
- D. When the GPIOn pin (used to bring the device out of HALT) is driven low, the oscillator is turned on and the oscillator wake-up sequence is initiated. The GPIO pin should be driven high only after the oscillator has stabilized. This enables the provision of a clean clock signal during the PLL lock sequence. Since the falling edge of the GPIO pin asynchronously begins the wakeup procedure, care should be taken to maintain a low noise environment prior to entering and during HALT mode.
- E. The wake-up signal fed to a GPIO pin to wake up the device must meet the minimum pulse width requirement. Furthermore, this signal must be free of glitches. If a noisy signal is fed to a GPIO pin, the wake-up behavior of the device will not be deterministic and the device may not exit low-power mode for subsequent wake-up pulses.
- F. Once the oscillator has stabilized, the PLL lock sequence is initiated, which takes 1 ms.
- G. When CLKIN to the core is enabled, the device will respond to the interrupt (if enabled), after a latency. The HALT mode is now exited.
- H. Normal operation resumes.
- From the time the IDLE instruction is executed to place the device into low-power mode (LPM), wakeup should not be initiated until at least 4 OSCCLK cycles have elapsed.

Figure 6-53. HALT Wake-Up Using GPIOn



## 6.24 Flash Timing

## Table 6-74. Flash/OTP Endurance for T Temperature Material (1)

		ERASE/PROGRAM TEMPERATURE	MIN	TYP	MAX	UNIT
N <sub>f</sub>	Flash endurance for the array (write/erase cycles)	0°C to 105°C (ambient)	20000	50000		cycles
N <sub>OTP</sub>	OTP endurance for the array (write cycles)	0°C to 30°C (ambient)			1	write

<sup>(1)</sup> Write/erase operations outside of the temperature ranges indicated are not specified and may affect the endurance numbers.

## Table 6-75. Flash/OTP Endurance for S Temperature Material (1)

		ERASE/PROGRAM TEMPERATURE	MIN	TYP	MAX	UNIT
$N_{f}$	Flash endurance for the array (write/erase cycles)	0°C to 125°C (ambient)	20000	50000		cycles
N <sub>OTP</sub>	OTP endurance for the array (write cycles)	0°C to 30°C (ambient)			1	write

<sup>(1)</sup> Write/erase operations outside of the temperature ranges indicated are not specified and may affect the endurance numbers.

## Table 6-76. Flash/OTP Endurance for Q Temperature Material (1)

		ERASE/PROGRAM TEMPERATURE	MIN	TYP	MAX	UNIT
$N_{f}$	Flash endurance for the array (write/erase cycles)	-40°C to 125°C (ambient)	20000	50000		cycles
N <sub>OTP</sub>	OTP endurance for the array (write cycles)	-40°C to 30°C (ambient)			1	write

<sup>(1)</sup> Write/erase operations outside of the temperature ranges indicated are not specified and may affect the endurance numbers.

#### Table 6-77. Flash Parameters at 80-MHz SYSCLKOUT

	PARAMETER		MIN	TYP	MAX	UNIT
Program Time	16-Bit Word			50		μs
	8K Sector			250		ms
	4K Sector			125		ms
Erase Time	8K Sector			2		S
	4K Sector			2		s
I <sub>DDP</sub> (1)	V <sub>DD</sub> current consumption during Erase/Program cycle	VREG		80		mA
I <sub>DDIOP</sub> (1)	V <sub>DDIO</sub> current consumption during Erase/Program cycle	disabled		60		
I <sub>DDIOP</sub> (1)	V <sub>DDIO</sub> current consumption during Erase/Program cycle	VREG enabled		120		mA

<sup>(1)</sup> Typical parameters as seen at room temperature including function call overhead, with all peripherals off.

#### Table 6-78. Flash/OTP Access Timing

	PARAMETER	MIN	MAX	UNIT
t <sub>a(fp)</sub>	Paged Flash access time	40		ns
t <sub>a(fr)</sub>	Random Flash access time	40		ns
t <sub>a(OTP)</sub>	OTP access time	60		ns



### Table 6-79. Minimum Required Flash/OTP Wait-States at Different Frequencies

SYSCLKOUT (MHz)	SYSCLKOUT (ns)	PAGE WAIT-STATE <sup>(1)</sup>	RANDOM WAIT-STATE <sup>(1)</sup>	OTP WAIT-STATE
60	16.67	2	2	3
55	18.18	2	2	3
50	20	1	1	2
45	22.22	1	1	2
40	25	1	1	2
35	28.57	1	1	2
30	33.33	1	1	1

<sup>(1)</sup> Page and random wait-state must be ≥ 1.

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

The equations to compute the Flash page wait-state and random wait-state in Table 6-79 are as follows:

Flash Page Wait State = 
$$\left[ \left( \frac{t_{a(f \cdot p)}}{t_{c(SCO)}} \right) - 1 \right]$$
 round up to the next highest integer, or 1, whichever is larger

Flash Random Wait State = 
$$\left[ \left( \frac{t_{a(f \cdot r)}}{t_{c(SCO)}} \right) - 1 \right]$$
 round up to the next highest integer, or 1, whichever is larger

The equation to compute the OTP wait-state in Table 6-79 is as follows:

OTP Wait State = 
$$\left[ \left( \frac{t_{a(OTP)}}{t_{c(SCO)}} \right) - 1 \right]$$
 round up to the next highest integer, or 1, whichever is larger



## 7 Mechanical Packaging and Orderable Information

#### 7.1 Thermal Data

Table 7-1 through Table 7-4 show the thermal data. See Section 7.1.1 for more information on thermal design considerations.

Table 7-1. Thermal Model 100-Pin PZP Results

AIR FLOW				
PARAMETER	0 lfm	150 lfm	250 lfm	500 lfm
θ <sub>JA</sub> [°C/W] High k PCB	24.4	15.1	13.9	12.4
Ψ <sub>JT</sub> [°C/W]	0.3	0.4	0.4	0.5
$\Psi_{JB}$	4.5	4.2	4.2	4.2
$\theta_{JC}$	9.4			
$\theta_{JB}$	4.4			

Table 7-2. Thermal Model 100-Pin PZ Results

AIR FLOW				
PARAMETER	0 lfm	150 lfm	250 lfm	500 lfm
θ <sub>JA</sub> [°C/W] High k PCB	42.2	32.4	30.9	28.7
Ψ <sub>JT</sub> [°C/W]	0.4	0.6	0.7	0.9
$\Psi_{JB}$	19.1	18.2	17.9	14.1
$\theta_{ m JC}$	7.2			
$\theta_{JB}$	19.6			

Table 7-3. Thermal Model 80-Pin PFP Results

AIR FLOW				
PARAMETER	0 lfm	150 lfm	250 lfm	500 lfm
θ <sub>JA</sub> [°C/W] High k PCB	25.8	16.3	15.2	13.6
Ψ <sub>JT</sub> [°C/W]	0.3	0.4	0.4	0.5
$\Psi_{JB}$	4.6	4.4	4.3	4.3
$\theta_{JC}$	9.4			
$\theta_{JB}$	4.6			

Table 7-4. Thermal Model 80-Pin PN Results

AIR FLOW				
PARAMETER	0 lfm	150 lfm	250 lfm	500 lfm
θ <sub>JA</sub> [°C/W] High k PCB	41.1	31.2	29.7	27.5
Ψ <sub>JT</sub> [°C/W]	0.4	0.6	0.7	0.9
$\Psi_{JB}$	15.3	14.6	14.4	14.1
$\theta_{JC}$	7.9			
$\theta_{JB}$	15.6			

TEXAS INSTRUMENTS

SPRS698A-NOVEMBER 2010-REVISED JANUARY 2011

www.ti.com

## 7.1.1 Thermal Design Considerations

Based on the end application design and operational profile, the  $I_{DD}$  and  $I_{DDIO}$  currents could vary. Systems that exceed the recommended maximum power dissipation in the end product may require additional thermal enhancements. Ambient temperature  $(T_A)$  varies with the end application and product design. The critical factor that affects reliability and functionality is  $T_J$ , the junction temperature, not the ambient temperature. Hence, care should be taken to keep  $T_J$  within the specified limits.  $T_{case}$  should be measured to estimate the operating junction temperature  $T_J$ .  $T_{case}$  is normally measured at the center of the package top-side surface. The thermal application reports *IC Package Thermal Metrics* (literature number SPRA953) and *Reliability Data for TMS320LF24xx and TMS320F28xx Devices* (literature number SPRA963) help to understand the thermal metrics and definitions.


## 7.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.

TMS320F28064 TMS320F28063 TMS320F28062

## PN (S-PQFP-G80)

## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

## PZ (S-PQFP-G100)

## PLASTIC QUAD FLATPACK

1




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# PFP (S-PQFP-G80)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD  $^{\mathsf{TM}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


A Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PZP (S-PQFP-G100)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Tie strap features may not be present.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com