SLAS234B - JULY 1999 - REVISED MARCH 2000

features


- Dual 10-Bit Voltage Output DAC
- Programmable Settling Time
 - 2.5 μs in Fast Mode
 - 12 μ s in Slow Mode
- Compatible With TMS320 and SPI[™] Serial Ports
- Differential Nonlinearity <0.2 LSB Typ
- Monotonic Over Temperature

description

The TLV5617A is a dual 10-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 10 data bits.

applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS

| | PACKAGE |
|---------------|------------|
| TA | SOIC |
| | (D) |
| 0°C to 70°C | TLV5617ACD |
| -40°C to 85°C | TLV5617AID |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.
Microwire is a trademark of National Semiconductor Corporation.



functional block diagram



Terminal Functions

| TERM | INAL | I/O/P | DESCRIPTION | | | | |
|----------|------|-------|--|--|--|--|--|
| NAME | NO. | 1/0/P | DESCRIPTION | | | | |
| AGND | 5 | Р | Ground | | | | |
| CS | 3 | I | nip select. Digital input active low, used to enable/disable inputs. | | | | |
| DIN | 1 | I | Digital serial data input | | | | |
| OUTA | 4 | 0 | DAC A analog voltage output | | | | |
| OUTB | 7 | 0 | DAC B analog voltage output | | | | |
| REF | 6 | I | Analog reference voltage input | | | | |
| SCLK | 2 | Ī | Digital serial clock input | | | | |
| V_{DD} | 8 | Р | Positive power supply | | | | |



SLAS234B - JULY 1999 - REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage (V _{DD} to AGND) | |
|--|---|
| Reference input voltage range | $- 0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$ |
| Digital input voltage range | – 0.3 V to V _{DD} + 0.3 V |
| Operating free-air temperature range, T _A : TLV5617AC | 0°C to 70°C |
| TLV5617AI | –40°C to 85°C |
| Storage temperature range, T _{stg} | –65°C to 150°C |
| Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|---|--|------|-------|----------------------|------|
| Supply voltage, VDD | V _{DD} = 5 V | 4.5 | 5 | 5.5 | V |
| Supply voltage, vDD | V _{DD} = 3 V | 2.7 | 3 | | |
| Power on reset, POR | | 0.55 | | 2 | V |
| High-level digital input voltage, V _{IH} | $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ | 2 | | | V |
| Low-level digital input voltage, V _{IL} | $V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ | | | 0.8 | V |
| Reference voltage, V _{ref} to REF terminal | V _{DD} = 5 V (see Note 1) | AGND | 2.048 | V _{DD} -1.5 | V |
| Reference voltage, V _{ref} to REF terminal | V _{DD} = 3 V (see Note 1) | AGND | 1.024 | V _{DD} -1.5 | V |
| Load resistance, R _L | | 2 | ! | | kΩ |
| Load capacitance, C _L | | | | 100 | pF |
| Clock frequency, f _{CLK} | | | | 20 | MHz |
| Operating free-air temperature, Тд | TLV5617AC | C | | 70 | °C |
| Operating nee-all temperature, 14 | TLV5617AI | -40 | | 85 | |

NOTE 1: Due to the x2 output buffer, a reference input voltage ≥ (V_{DD}−0.4 V)/2 causes clipping of the transfer function.



SLAS234B - JULY 1999 - REVISED MARCH 2000

electrical characteristics over recommended operating conditions (unless otherwise noted)

power supply

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|------|------------------------------|---|------|-----|-----|------|----|
| loo | Power supply current | No load, All inputs = AGND or V _{DD} , | Fast | | 1.7 | 2.5 | mA |
| מסי | r ower supply current | DAC latch = 0x800 | Slow | | 0.7 | 1 | ША |
| | Power down supply current | | | | 1 | | μΑ |
| PSRR | Down cumply rejection ratio | Zero scale, See Note 2 | | | -65 | | dB |
| | Power supply rejection ratio | Full scale, See Note 3 | | -65 | | иь | |

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V_{DD} and is given by:

 $PSRR = 20 \log [(E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min)/V_{DD}max]]$

3. Power supply rejection ratio at full scale is measured by varying VDD and is given by: $PSRR = 20 log [(E_G(V_{DD}max) - E_G(V_{DD}min)/V_{DD}max]]$

static DAC specifications

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------|---|-----------------|-----|------|------|----------------|
| | Resolution | | 10 | | | bits |
| INL | Integral nonlinearity | See Note 4 | | ±0.7 | ±1 | LSB |
| DNL | Differential nonlinearity | See Note 5 | | ±0.1 | ±1 | LSB |
| EZS | Zero-scale error (offset error at zero scale) | See Note 6 | | | ±12 | mV |
| E _{ZS} TC | Zero-scale-error temperature coefficient | See Note 7 | | 10 | | ppm/°C |
| EG | Gain error | See Note 8 | | | ±0.6 | % full scale V |
| E _G T _C | Gain-error temperature coefficient | See Note 9 | | 10 | | ppm/°C |

- NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.
 - 5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.
 - 6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
 - 7. Zero-scale-error temperature coefficient is given by: E_{ZS} TC = $[E_{ZS}$ (T_{max}) E_{ZS} (T_{min})]/2 V_{ref} × 10⁶/(T_{max} T_{min}).
 - 8. Gain error is the deviation from the ideal output ($2V_{ref} 1$ LSB) with an output load of 10 k Ω .
 - 9. Gain temperature coefficient is given by: Eg T_C = [E_G (T_{max}) E_g (T_{min})]/2V_{ref} × 10⁶/(T_{max} T_{min}).

output specifications

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----|---------------------------------|--|-----|-----|----------------------|------|
| VO | Output voltage range | $R_L = 10 \text{ k}\Omega$ | | | V _{DD} -0.4 | V |
| | Output load regulation accuracy | $V_{O} = 4.096 \text{ V}, 2.048 \text{ V R}_{L} = 2 \text{ k}\Omega$ | | | ±0.29 | % FS |

reference input

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----|---------------------------|--|------|-----|-----|---------------------|-----|
| ٧ı | Input voltage range | | | 0 | | V _{DD-1.5} | V |
| RĮ | Input resistance | | | | 10 | | ΜΩ |
| Cl | Input capacitance | | | | 5 | | pF |
| | Deference input handwidth | DEE 0.3 V 1.4 0.34 V do | Fast | | 1.3 | | MHz |
| | Reference input bandwidth | REF = 0.2 V _{pp} + 1.024 V dc | | | 525 | | kHz |
| | Reference feedthrough | | -80 | | dB | | |

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.



SLAS234B - JULY 1999 - REVISED MARCH 2000

electrical characteristics over recommended operating conditions (unless otherwise noted) (Continued)

digital inputs

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|----------------------------------|----------------------|-----|-----|-----|------|
| lН | High-level digital input current | $V_I = V_{DD}$ | | | 1 | μΑ |
| I _I L | Low-level digital input current | V _I = 0 V | -1 | | | μΑ |
| Ci | Input capacitance | | | 8 | | pF |

analog output dynamic performance

| | PARAMETER | TES1 | CONDITIONS | MIN | TYP | MAX | UNIT | | |
|--------|------------------------------------|--|--------------------------|------|-----|-----|------|------|--|
| t (=0) | Output settling time, full scale | $R_L = 10 \text{ k}\Omega$, | C _L = 100 pF, | Fast | | 2.5 | | | |
| ts(FS) | Output settiing time, ruii scale | See Note 11 | | Slow | | 12 | | μs | |
| t (00) | Output settling time, code to code | $R_L = 10 \text{ k}\Omega$, | C _L = 100 pF, | Fast | | 1 | | | |
| ts(CC) | Output Setting time, code to code | See Note 12 | | Slow | | 2 | | μs | |
| SR | Slew rate | R_L = 10 kΩ, See Note 13 | C _L = 100 pF, | Fast | | 3 | | V/μs | |
| SIX | Siew rate | | | Slow | | 0.5 | | ν/μ5 | |
| | Glitch energy | $\frac{DIN}{CS} = 0 \text{ to } 1,$ $\overline{CS} = V_{DD}$ | FCLK = 100 kH | | 5 | | nV-s | | |
| SNR | Signal-to-noise ratio | | | | | 56 | | | |
| SINAD | Signal-to-noise + distortion | f _S = 102 kSPS, f _{out} = 1 kHz, | | | | 55 | | dB | |
| THD | Total harmonic distortion | $R_L = 10 \text{ k}\Omega$, | $C_L = 100 pF$ | | | -62 | | uБ | |
| SFDR | Spurious free dynamic range | | | | | 64 | | | |

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDC and 0xFDC to 0x020 respectively. Not tested, assured by design.



^{12.} Settling time is the time for the output signal to remain within \pm 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.

^{13.} Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.

digital input timing requirements

| | | MIN | NOM | MAX | UNIT |
|------------------------|---|-----|-----|-----|------|
| t _{su(CS-CK)} | Setup time, CS low before first negative SCLK edge | 10 | | | ns |
| tsu(C16-CS) | Setup time, 16 th negative SCLK edge before CS rising edge | 10 | | | ns |
| t _{wH} | SCLK pulse width high | 25 | | | ns |
| t_{WL} | SCLK pulse width low | 25 | | | ns |
| t _{su(D)} | Setup time, data ready before SCLK falling edge | 10 | | | ns |
| th(D) | Hold time, data held valid after SCLK falling edge | 5 | | | ns |

timing requirements




Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS






Figure 2



OUTPUT VOLTAGE LOAD CURRENT 4.105 V_{DD}=5 V V_{REF}=2 V 5 V Slow Mode, SOURCE 4.100 Full scale Vo- Output Voltage - V 4.095 5 V Fast Mode, SOURCE 4.090 4.085 4.080 4.075 4.070 0.00 -0.02-0.04-0.10-0.20-0.41-1.02-2.05-4.10 Load Current - mA


Figure 3







TYPICAL CHARACTERISTICS

SUPPLY CURRENT FREE-AIR TEMPERATURE 1.8 V_{DD}=3 V V_{REF}=1 V 1.6 Full scale **Fast Mode** 1.4 I DD - Supply Current - mA 1.2 1.0 0.8 **Slow Mode** 0.6 0.4 0.2 0 -40 -20 0 20 40 60 80 100 120 TA - Free-Air Temperature - C Figure 6







TYPICAL CHARACTERISTICS

INTEGRAL NONLINEARITY ERROR

DIGITAL CODE INL - Integral Nonlinearity Error - LSB 3.0 2.5 2.0 1.5 1.0 0.5 0.0 -0.5 -1.0-1.5 -2.0 -2.5 -3 0 128 256 384 512 768 896 1024 640 **Digital Code**

Figure 10




Figure 11



CONVERTER WITH POWER DOWN

APPLICATION INFORMATION

general function

The TLV5617A is a dual 10-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, a speed and power-down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

2 REF
$$\frac{\text{CODE}}{0 \times 1000}$$
 [V]

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFC. A power-on reset initially puts the internal latches to a defined state (all bits zero).

serial interface

A falling edge of \overline{CS} starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or \overline{CS} rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5617A to TMS320, SPI™, and Microwire™.




Figure 12. Three-Wire Interface

Notes on SPITM and MicrowireTM: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to \overline{CS} . If the word width is 8 bits (SPITM and MicrowireTM) two write operations must be performed to program the TLV5617A. After the write operation(s), the holding registers or the control register are updated automatically on the 16th positive clock edge.

serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 \, \left(t_{whmin} + t_{wlmin}\right)} = 1.25 \, \, MHz$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5617A should also be considered.



APPLICATION INFORMATION

data format

The 16-bit data word for the TLV5617A consists of two parts:

• Program bits (D15..D12)

New data (D11..D0)

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|-------|---------|----|----|----|-----|----|----|
| R1 | SPD | PWR | R0 | MSB | | | | 12 Da | ta bits | | | | LSB | 0 | 0 |

SPD: Speed control bit $1 \rightarrow$ fast mode $0 \rightarrow$ slow mode PWR: Power control bit $1 \rightarrow$ power down $0 \rightarrow$ normal operation On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combination of register-select bits:

register-select bits

| R1 | R0 | REGISTER |
|----|----|--|
| 0 | 0 | Write data to DAC B and BUFFER |
| 0 | 1 | Write data to BUFFER |
| 1 | 0 | Write data to DAC A and update DAC B with BUFFER content |
| 1 | 1 | Reserved |

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

examples of operation

Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

| D | 15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---|----|-----|-----|-----|-----|------------------------|----|----|----|----|----|----|----|----|----|----|
| | 1 | 1 | 0 | 0 | | New DAC A output value | | | | | | | | | 0 | 0 |

The DAC A output is updated on the rising clock edge after D0 is sampled.

Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|---|----|----|----|----|----|----|----|----|----|----|
| 0 | 1 | 0 | 0 | | New BUFFER content and DAC B output value | | | | | | | | | 0 | 0 |

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:
 - 1. Write data for DAC B to BUFFER:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----------------|----|----|----|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 1 | | New DAC B value | | | | | | | | | 0 | 0 |

2. Write new DAC A value and update DAC A and B simultaneously:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----------------|----|----|----|----|----|----|----|----|----|----|
| 1 | 0 | 0 | 0 | | New DAC A value | | | | | | | | | 0 | 0 |



APPLICATION INFORMATION

examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

Set powerdown mode:

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| Х | Х | 1 | Х | Х | Х | Х | X | Х | Х | Х | Х | X | Х | Х | Χ |

X = Don't care

linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.




Figure 13. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

definitions of specifications and terminology

integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.



SLAS234B - JULY 1999 - REVISED MARCH 2000

definitions of specifications and terminaology (continued)

zero-scale error (E_{ZS})

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

gain error (E_G)

Gain error is the error in slope of the DAC transfer function.

total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.




SLAS234B – JULY 1999 – REVISED MARCH 2000

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated