



SSL5301T

Mains dimmable controller for LED lighting

Rev. 1 — 2 May 2014

Preliminary data sheet

1. General description

The SSL5301T is a mains dimmable controller IC, intended to drive dimmable LEDs in general lighting applications.

The main benefits of this IC include:

- High dimmer compatibility
- Selectable modes for high power factor or low ripple, allowing a wide LED power range
- Large dimming range
- Single stage topology for small PCB footprint
- Ease of design-in
- Integrated start-up JFET
- Low electronic Bill Of Material (BOM)
- Supports multi-lamp applications
- Various converter topologies supported

The IC drives an external switch for easy power scaling. It has been designed to start up directly from the High-Voltage (HV) supply by an internal high-voltage current source. Flyback, buck and buck-boost circuit topologies are supported. Primary side sensing provides accurate output current control.

The IC can detect all known mains dimmer types and translate the dimmer setting to a continuous LED current in multiple ways. It can operate in three switching modes at two switching frequency ranges. It offers tradeoffs between the output current ripple, the mains current Total Harmonic Distortion (THD) and the application size. The IC incorporates all required protection features.



2. Features and benefits

- LED controller IC for driving strings of LEDs or high-voltage LEDs from rectified mains
- High-efficiency switch mode buck, flyback or buck-boost controller driving an external power FET
 - ◆ Two maximum switching frequencies for highest efficiency or smallest application size
 - ◆ Zero current switching at switch turn-on
 - ◆ Zero voltage or valley switching at switch turn-on
 - ◆ Selectable low THD or low LED current ripple modes
- Leading, trailing and intelligent dimmer detection
- Two built-in dim curves
- LED current accuracy within $\pm 4\%$ across variations in components and conditions
- No binning on LED forward voltage required
- Built-in Protections:
 - ◆ UnderVoltage LockOut (UVLO)
 - ◆ Leading-Edge Blanking (LEB)
 - ◆ OverCurrent Protection (OCP)
 - ◆ Internal OverTemperature Protection (OTP)
 - ◆ Brownout protection
 - ◆ Output short protection
 - ◆ Output open protection
 - ◆ Mains synchronization loss protection
 - ◆ Bleeder dissipation protection
- Low component count LED driver solution
- Compatible with wall switches with built-in indication light during standby
- Operates well in multiple-lamp arrangements
- IC lifetime matches or surpasses LED lamp lifetime

3. Applications

- Compact mains dimmable LED lamps with accurate, dimmable current output for single mains voltages, including 100 V (AC), 120 V (AC) and 230 V (AC). External components determine the power level. The power level ranges from 4 W to over 25 W. Applications fit in common form factors like PAR, GU10, A19, and the candle form factor.

4. Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	supply voltage		8.8	-	32	V
f _{sw}	switching frequency	low-frequency mode; undimmed				
		50 Hz mains	55	60	65	kHz
		60 Hz mains	66	72	78	kHz
		high-frequency mode; undimmed				
		50 Hz mains	84	91	98	kHz
		60 Hz mains	101	109	117	kHz
I _{CC}	supply current	normal operation	2	2.25	2.5	mA
V _{I(DRAIN)}	input voltage on pin DRAIN		-	-	700	V
V _{O(PWRDRV)}	output voltage on pin PWRDRV	high level	-	10.7	-	V

5. Ordering information

Table 2. Ordering information

Type number	Package		
	Name	Description	Version
SSL5301T	SO8	plastic small package outline body; 8 leads; body width 3.9 mm	SOT96-1

6. Block diagram




Fig 1. SSL5301T block diagram

7. Pinning information

7.1 Pinning




Fig 2. SSL5301T pinning diagram

7.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
RMAINS	1	mains detection input
VCC	2	IC supply input/output
BLDRV	3	bleeder stage transistor drive output
BLS	4	bleeder loop sense

Table 3. Pin description ...continued

Symbol	Pin	Description
ISNS	5	peak current sense input
PWRDRV	6	external MOSFET gate driver output
GND	7	ground
DRAIN	8	external MOSFET drain sense input

8. Functional description

8.1 Pin functionality

8.1.1 Pin RMAINS

The RMAINS pin takes in a current representing the rectified mains or dimmer output voltage via the external RMAINS resistors. The low ohmic input results in current always flowing, causing the voltage on the RMAINS pin to remain below the maximum $V_{i(RMAINS)}$ at any time.

The information about the mains voltage is used to set the dimming level and to shape the output current waveform in LTHD modes. It is also used for internal timing synchronizations, making it essential for low-ripple applications.

Some filtering may be required outside of the IC to eliminate incoming noise.

If the pin does not receive a rectified mains signal, the mains synchronization loss protection is triggered.

8.1.2 Pin VCC

At power-up, the VCC pin and its capacitor are charged using the internal HV current source from the DRAIN pin. Once V_{CC} has reached $V_{CC(startup)}$, switching starts and V_{CC} supply is generated from the auxiliary winding. If V_{CC} exceeds $V_{ovp(VCC)}$ due to, for example, a disconnected output, OVP is triggered. If V_{CC} drops to $V_{CC(low)}$, the internal HV current source is enabled. If V_{CC} drops below $V_{CC(stop)}$, UVLO protection is triggered.

Do not use the VCC pin to power additional circuitry outside the IC because no additional current budget is guaranteed. An additional V_{CC} load can affect product performance.

To support wall switches that include an indicator light, a predetermined current (I_{CC}) is pulled from the supply during a limited window of the VCC voltage (see condition 2 of I_{CC} in [Table 7](#))

8.1.3 Pin BLDRV

The BLDRV pin drives an external high-voltage NPN transistor stage. This stage is used to either generate additional load current for a dimmer (see [Section 8.2.6](#)) or to load the mains during zero crossings when no dimmer is connected. This ensures proper mains detection. The voltage range is adapted to bipolar transistors only. At low BLDRV output voltage, the drive capability is reduced to limit current loss in case of bipolar transistor saturation.

8.1.4 Pin BLS

The BLS pin senses the total application current for dimmer compatibility (bleed sense, see [Section 8.2.6](#)).

Remark: A series resistor must be present between the BLS pin and the bleed loop sense resistor. The series resistor prevents that the current flowing out of the pin exceeds the limiting value, $I_{I(BLS)}$.

8.1.5 Pin ISNS

The ISNS pin senses the voltage across the sense resistor, R_{SNS} , generated by the inductor current flowing through the external MOSFET and this resistor (see [Figure 3](#)).

Optionally, a mode definition resistor is present between the pin and the current sense resistor. At start-up, the mode resistor is measured using a current which is sourced out of the pin.

8.1.6 Pin PWRDRV

The SSL5301T is equipped with a driver that controls an external MOSFET. The voltage on the driver output pin is increased towards the maximum $V_{O(PWRDRV)}$ to open the switch during the first cycle (t_0 to t_1 ; see [Figure 4](#)). It is pulled to ground from the start of the secondary stroke until the next cycle starts (t_1 to t_{00}). During the transition from low to high and back, the switching slope is controlled, limiting the high-frequency radiation.

8.1.7 Pin DRAIN

The DRAIN pin is used to derive energy to charge the VCC pin at start-up and after switching is stopped because of a triggered protection. Also, the signal at the DRAIN pin is used to detect the occurrence of demagnetization and to determine the valley of the ringing voltage for starting the primary stroke.

8.2 Converter operation

8.2.1 Available modes

The SSL5301T incorporates various built-in operation modes which can be selected in the application using a maximum of three external resistors. At start-up, the value of these resistors is detected and the corresponding operation mode is set.

Mode resistors R_{TF} and R_{DIM} at the PWRDRV and BLDRV pins are connected between the pin and ground. Mode resistor R_{CTRL} at the ISNS pin is connected between the pin and the external MOSFET source (see [Figure 3](#)).




Fig 3. Mode resistor connections

Table 4 gives an overview of the available modes.

Table 4. Available modes

Parameter	How to set	Options	Mode resistor value
topology and frequency	R_{TF} on pin PWRDRV	flyback or buck-boost; HF mode	∞
		buck; HF mode	56 k Ω
		buck; LF mode	33 k Ω
		flyback or buck-boost; LF mode	15 k Ω
dim curve	R_{DIM} on pin BLDRV	curve 1; linlog	10 k Ω
		curve 2; linlog limited	∞
control mode	R_{CTL} on pin ISNS	low ripple (PF < 0.7)	0 k Ω to 0.5 k Ω or 3.3 k Ω
		eco-LTHD (PF ~ 0.75)	1.5 k Ω
		LTHD (PF > 0.9)	5.6 k Ω

8.2.2 Switching scheme

The converter in the SSL5301T is a Discontinuous Conduction Mode (DCM), peak current controlled system. When the output current control system requires a new switching cycle and the inductor current is zero, the external MOSFET is turned on at the next detected valley (see Section 8.2.3). The inductor current increases until a maximum, defined by the regulation loop, is reached and the external MOSFET is switched off. The inductor current reduces again. When the inductor current reaches zero, it is detected at the DRAIN pin. The detection enables the control system to regulate to an accurate average value of the LED current.

The maximum switching frequency can be set at two rates (see Section 8.2.1).

Three options are available which determine how the controller adjusts the maximum inductor peak current over the mains cycle. The result is either an optimal input current shape (optimized power factor and THD), a minimal LED current ripple, or an intermediate solution (eco-LTHD mode).

8.2.3 Valley detection

A new cycle is started when the primary switch is switched on (see Figure 4). At a certain time (t_1), the switch is switched off and the secondary stroke starts. After the secondary stroke (t_3) has ended, the drain voltage shows oscillation or ringing. Circuitry at the DRAIN pin senses when the voltage on the drain of the switch has reached its lowest value (valley) during each oscillation. When the control loop requires the next cycle, it is started the next time a valley occurs. As a result, the capacitive switching losses reduce significantly. For successful valley detection, the frequency and amplitude of the drain voltage ringing must cause the slope of the ringing voltage to exceed the detection limit $(dV/dt)_{vrec}$ for at least $t_{d(vrec-swon)}$.




Fig 4. Buck waveforms and valley detection

8.2.4 Output current settings

The IC regulates the output LED current with great accuracy over line, load and component variations. The user can set the full-scale (100 %) value of the LED current. Choose a current sense resistor value, using Equation 1:

$$I_{LED} = \frac{V_{reg}}{R_{SNS}} \times N \quad (1)$$

Where:

- V_{reg} is the set point of the internal regulation loop: 117 mV for LTHD buck-boost/flyback and 234 mV for LTHD buck and low ripple buck-boost/flyback, and 469 mV for low-ripple buck.

- R_{SNS} is the sense resistor on pin ISNS (see [Figure 3](#))
- N is the transformer ratio.

The IC regulates the output current by controlling the current sense threshold voltage $V_{th(ISNS)}$, the number of switching cycles per (half-)mains period, and, if necessary, the switching frequency, depending on the mode of operation.

8.2.5 Preventing Continuous Conduction Mode (CCM)

To enable application design without having to include margins to ensure DCM operation, a CCM-prevention feature has been built in. The IC monitors the time gap between the end of the secondary stroke and the start of the next cycle. If this time becomes smaller than a predetermined idle time of about 1.8 μs , the controller reduces the switching frequency.

8.2.6 Dimming support

The SSL5301T can detect both leading-edge and trailing-edge mains dimmer presence, as well as no dimmer presence at all. Support for smart dimmers that take additional supply current pulses is included. The phase information from the dimmer is translated to an LED output current level. To enable the application design for either optimal dimmer compatibility or limited bleeder power consumption, the following features are included:

- Bleeder stage support:

The BLDRV pin is tailored to drive an external low-cost high-voltage NPN transistor, which creates a bleed current controlled by the SSL5301 internal control circuitry. The resulting bleed current is modulated over the mains phase to ensure correct dimmer operation

- A strong bleed current is generated around the expected cutting edge of the dimmer output voltage. This edge is detected at the RMAINS pin. The NPN emitter resistor determines the maximum bleed current, given the maximum $V_{O(BLDRV)}$. An additional collector resistor can be added to distribute the bleeder stage power dissipation over its components. Reducing the current sourced at this pin according to its voltage level ($I_{source(high)BLDRV}$) limits current dissipation via the BLDRV pin.
- A weak bleed current is generated to keep the dimmer in conduction when triggered. The generation of the weak bleed current is achieved when the total current to the dimmer is fed through a sense resistor R_{BLDSNS} (see [Figure 5](#)). The resulting voltage is measured at the BLS pin. A control loop in the IC uses this voltage to drive the external bleeder stage. The resulting bleeder current adds to the converter current so that the total current drawn by the application is kept constant.

The regulation target voltage over R_{BLDSNS} equals $V_{th(reg)BLS}$.

The reason for the additional resistor R_{PROT} is described in [Section 8.1.4](#).




Fig 5. External components at the BLS pin

- Dimming curves:

Two dimming curves are available to translate the detected dimmer phase to an output current level. The minimum output current level as a ratio of the full-scale current for either curve is given by $I_{LED(low)}/I_{LED100}$. The mode resistor at the BLDRV pin determines the selection (see [Figure 6](#)).

- The linlog curve has a smooth tail that matches human eye light sensitivity.
- The linlog-limited curve enables optimal thermal lamp design. When no dimmer is detected, the output current is set to 100 %. When a dimmer is detected, the linlog-limited curve is used. The result is a lower maximum output current at a total power dissipation that equals the power dissipated when no dimmer is present.




Fig 6. LED current ratio as a function of dimmer phase angle

8.3 Protections

The IC incorporates the following protections:

- UnderVoltage LockOut (UVLO)
- OverCurrent Protection (OCP)
- Brownout Protection
- Output Short Protection (OSP)

- Output open OverVoltage Protection (OVP)
- Internal OverTemperature Protection (OTP)
- Mains synchronization loss protection
- Leading-Edge Blanking (LEB)
- Bleeder dissipation protection

Output open OVP is a latched protection. Power-off cycling is required to exit the latched state. All other protections are not latched and lead to a safe restart of the converter.

8.3.1 UnderVoltage LockOut (UVLO)

When the voltage on the VCC pin drops below the value of $V_{CC(stop)}$, the IC stops switching. The internal HV current source is enabled. Once V_{CC} has increased to $V_{CC(startup)}$ the IC restarts after a minimum of 1 s back-off time.

8.3.2 OverCurrent Protection (OCP)

The SSL5301T contains a highly accurate peak current detector. It triggers when the voltage at pin ISNS reaches $V_{th(ISNS)}$. The circuit is activated after the leading-edge blanking time (t_{leb}). There is a propagation delay between the peak current detection and the actual switching off of the switch. Due to this delay, the actual peak current is slightly higher than the peak current level set by the current sense resistor. The control loop compensates for this difference ensuring output current accuracy.

8.3.3 Brownout protection

The brownout protection is designed to limit the switch-on time in case of low input voltage. Because of the built-in peak current control, the input current otherwise slowly increases while no power is transferred to the output in a flyback configuration. The SSL5301T includes a maximum on-time of the switch $t_{on(high)}$.

8.3.4 Output short protection (OSP)

During the secondary stroke (switch-off time), if a valley is not detected within the off-time limit ($t_{off(high)}$), the output voltage is typically less than the minimum limit allowed in the application. This condition can occur either during starting up or due to a short. A timer is started when $t_{off(high)}$ is detected, and is stopped only if a valid valley-detection occurs in one of the subsequent cycles. If no valley is detected for $t_{det(sc)}$, it is concluded that a real short-circuit exists and not a temporary start-up situation. The IC enters standby mode and tries to restart after a minimum of 9 s back-off time.

8.3.5 Output open OverVoltage Protection (OVP)

The result of an output open situation is that no power is delivered to the output, causing V_{CC} to increase and exceed $V_{CC(max)}$. Upon detection of this event, the IC enters the standby mode. The IC does not restart as long as mains voltage is present.

8.3.6 Internal OverTemperature Protection (OTP)

When the internal OTP function is triggered, the converter stops operating. This function is triggered at $T_{th(act)otp}$. The Overtemperature protection is an auto-restart protection. The IC restarts when the IC temperature drops below $T_{th(rel)otp}$.

8.3.7 Mains synchronization loss protection

When the input current at the RMAINS pin fails to cross the "zero crossing detection" value of $I_{i(RMAINS)}$, no mains cycles are detected. If this situation persists for a time $t_{d(mld)}$, the IC stops switching. Once a valid mains signal is available again, the IC restarts.

8.3.8 Leading-Edge Blanking (LEB)

A blanking time is implemented after switch-on to prevent premature detection of inductor peak current. At the opening of the MOSFET switch, a short current spike can occur because of the capacitive discharge of voltage over the drain and source. During the leading-edge blanking time (t_{leb}) detection is disabled, so spikes are disregarded.

8.3.9 Bleeder dissipation protection

To limit dissipation in the bleeder, the dimmer detection state is limited to sixteen mains half-cycles. If dimmer detection is not successfully completed, the IC restarts after a minimum of 9 s back-off time.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
General						
P _{tot}	total power dissipation	SO8 package		-	0.6	W
T _{amb}	ambient temperature			−40	+125	°C
T _j	junction temperature			−40	+180	°C
T _{stg}	storage temperature			−55	+150	°C
SR	slew rate	pin DRAIN		−10	+10	V/ns
Pin voltages and currents						
V _{CC}	supply voltage			−0.4	+34	V
V _{i(RMAINS)}	input voltage on pin RMAINS	current limited		−0.4	+5.2	V
I _{i(RMAINS)}	input current on pin RMAINS	at V _(RMAINS) = 5.2 V		0	1	mA
V _{i(BLS)}	input voltage on pin BLS	current limited		−0.7	+5.2	V
I _{i(BLS)}	input current on pin BLS			−2.5	+2.5	mA
V _{i(ISNS)}	input voltage on pin ISNS			−0.4	+5.2	V
V _{i(DRAIN)}	voltage on pin DRAIN	during mains surge; not repetitive		−0.4	+700	V
V _{ESD}	electrostatic discharge voltage	human body model	[1]			
		all pins except pin DRAIN pin DRAIN		−2000	+2000	V
				−1000	+1000	V
		charged device model	[2]	−500	+500	V

[1] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω series resistor.

[2] Charged device model: equivalent to charging the IC up to 1 kV and the subsequent discharging of each pin down to 0 V over a 1 Ω resistor.

10. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
$R_{\text{th(j-a)}}$	thermal resistance from junction to ambient	in free air; PCB: 2 cm \times 3 cm; 2-layer; 35 μm Cu/layer	159	K/W
		in free air; PCB: JEDEC 2s2p	89	K/W
$\Psi_{\text{J-top}}$	thermal characterization parameter from junction to top of package	top package temperature measured at the warmest top of the case point	0.49	K/W

11. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
High voltage							
V _{I(DRAIN)}	input voltage on pin DRAIN		[1]	-	-	675	V
I _{i(DRAIN)}	input current on pin DRAIN	JFET on strong; V _{DRAIN} = 675 V; V _{CC} = 17 V		4	5.5	7	mA
		JFET on weak; V _{DRAIN} = 675 V; V _{CC} < 4 V		500	550	600	μA
		JFET off; V _{DRAIN} = 675 V; V _{CC} = 20 V		-	-	15	μA
Supply							
V _{CC(startup)}	start-up supply voltage			17.5	18.5	19.5	V
V _{CC(low)}	low supply voltage	pin VCC		11.2	11.8	12.4	V
V _{CC(stop)}	stop supply voltage			8.8	9.3	9.8	V
V _{CC(hys)}	hysteresis of supply voltage	between V _{startup} and V _{stop}		8.5	9.1	9.7	V
V _{ovp(VCC)}	Overvoltage protection voltage on pin VCC			28	30	32	V
I _{CC}	supply current	pin DRAIN; V _{CC} < 4 V; standby mode		-	0.1	0.2	mA
		pin DRAIN; 4 V < V _{CC} < V _{CC(low)} ; standby mode		1	1.25	1.5	mA
		pin DRAIN; V _{CC} > V _{CC(low)} ; standby mode		-	0.2	-	mA
		pin VCC; normal operation, excluding drive currents to BLDRV and PWRDRV		-	2.25	-	mA
Current regulator and protection							
f _{sw}	switching frequency	low-frequency mode; undimmed					
		50 Hz mains		55	60	65	kHz
		60 Hz mains		66	72	78	kHz
		high-frequency mode; undimmed					
		50 Hz mains		84	91	98	kHz
		60 Hz mains		101	109	117	kHz
I _{LED(low)} /I _{LED100}	low LED current ratio		[2]	-	0.008	-	-
I _{LED(high)} /I _{LED100}	high LED current ratio	lin-log limited curve; dimmer present	[2]	-	0.92	-	-
α _{phase(low)}	low phase angle			-	48	-	°
α _{phase(high)}	high phase angle	linlog curve		-	144	-	°
		linlog limited curve		-	137	-	°
V _{th(high)ISNS}	high threshold voltage on pin ISNS	at peak current		1.195	1.24	1.285	V

Table 7. Characteristics ...continued


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{th(low)ISNS}$	low threshold voltage on pin ISNS	(eco-)LTHD mode; at peak current		0.75	0.78	0.81	V
		low-ripple mode		0.33	0.35	0.37	V
t_{leb}	leading edge blanking time			-	600	-	ns
Valley detection							
$(\Delta V/\Delta t)_{vrec}$	valley recognition voltage change with time negative slope	voltage ringing on pin DRAIN		-26	-16	-6	V/ μ s
$t_{d(vrec-swon)}$	Valley recognition to switch-on delay time			-	100	-	ns
Brownout protection							
$t_{on(high)}$	high on-time	low-frequency mode					
		50 Hz mains		13.2	14.4	15.6	μ s
		60 Hz mains		11.0	12.0	13.0	μ s
		high-frequency mode					
		50 Hz mains		8.8	9.6	10.4	μ s
		60 Hz mains		8.3	9.0	9.7	μ s
Output short protection							
$t_{off(high)}$	high off-time			32	40	48	μ s
$t_{det(sc)}$	short-circuit detection time	50 Hz mains		10	-	20	ms
		60 Hz mains		8.3	-	16.7	ms
Temperature protections							
$T_{th(act)otp}$	Overtemperature protection activation threshold temperature	on-chip		160	175	190	$^{\circ}$ C
$T_{th(rel)otp}$	Overtemperature protection release threshold temperature	on-chip		90	102	114	$^{\circ}$ C
Pin PWRDRV							
$V_{o(PWRDRV)}$	output voltage on pin PWRDRV	high level					
		$V_{VCC} > V_{CC(low)}$		-	10.7	-	V
		$V_{VCC} = V_{CC(stop)}$		-	8.5	-	V
$I_{source(PWRDRV)}$	source current on pin PWRDRV	20 μ s maximum; $V_{PWRDRV} = 2$ V		-	260	-	mA
$I_{sink(PWRDRV)}$	sink current on pin PWRDRV	20 μ s maximum; $V_{PWRDRV} = 10$ V		-	900	-	mA
		20 μ s maximum; $V_{PWRDRV} = 2$ V		-	360	-	mA
Pin BLDRV							
$V_{o(BLDRV)}$	output voltage on pin BLDRV	high level					
		near mains zero crossings		0.92	0.95	1.00	V
		strong bleeding		2.87	3.05	3.18	V
		weak bleeding		1.8	1.9	2.0	V


Table 7. Characteristics ...continued

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{\text{source}}(\text{BLDRV})$	source current on pin BLDRV	$V_{\text{O}}(\text{BLDRV}) = 0.25 \text{ V}$	0.3	-	0.7	mA
		$V_{\text{O}}(\text{BLDRV}) = 0.95 \text{ V}$	1.2	-	2.3	mA
		$V_{\text{O}}(\text{BLDRV}) = 2.9 \text{ V}$	3.9	4.4	4.9	mA
$I_{\text{sink}}(\text{BLDRV})$	sink current on pin BLDRV	$V_{\text{O}}(\text{BLDRV}) = 0.4 \text{ V}$	85	115	145	μA
Pin BLS						
$V_{\text{reg}}(\text{BLS})$	regulation voltage on pin BLS	dimmer detected	-	-0.25	-	V
Pin RMAINS						
$I_{\text{i}}(\text{RMAINS})$	input current on pin RMAINS	at top of mains sine wave	324	360	396	μA
		for zero cross detection	18	22.5	27	μA
$t_{\text{d}}(\text{mld})$	mains loss detection delay time	50 Hz mains; no dimmer	-	60	-	ms
		50 Hz mains; dimmer	80	-	160	ms
		60 Hz mains; no dimmer	-	50	-	ms
		60 Hz mains; dimmer	67	-	133	ms
$I_{\text{sink}}(\text{RMAINS})$	sink current on pin RMAINS	$V_{\text{i}}(\text{RMAINS}) = 4 \text{ V}$	400	-	-	μA

- [1] The peak voltage on pin DRAIN occurs each switching cycle, based 25,000 hours device lifetime.
- [2] Actual LED current values are slightly lower due to the IC supply current. The control loop increases the low LED current limit if the AUX supply is unable to support the IC supply current.

12. Application information









Fig 9. SSL5301T buck configuration; low THD; input = 120 V (AC); output = 37 V/290 mA

13. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT96-1	076E03	MS-012				99-12-27 03-02-18

Fig 10. Package outline SOT96-1 (SO8)

14. Revision history

Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
SSL5301T v.1	20140502	Preliminary data sheet	-	-

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

GreenChip — is a trademark of NXP B.V.

16. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description	1	15.3	Disclaimers	21
2	Features and benefits	2	15.4	Trademarks	22
3	Applications	2	16	Contact information	22
4	Quick reference data	3	17	Contents	23
5	Ordering information	3			
6	Block diagram	4			
7	Pinning information	4			
7.1	Pinning	4			
7.2	Pin description	4			
8	Functional description	5			
8.1	Pin functionality	5			
8.1.1	Pin RMAINS	5			
8.1.2	Pin VCC	5			
8.1.3	Pin BLDRV	5			
8.1.4	Pin BLS	6			
8.1.5	Pin ISNS	6			
8.1.6	Pin PWRDRV	6			
8.1.7	Pin DRAIN	6			
8.2	Converter operation	6			
8.2.1	Available modes	6			
8.2.2	Switching scheme	7			
8.2.3	Valley detection	8			
8.2.4	Output current settings	8			
8.2.5	Preventing Continuous Conduction Mode (CCM)	9			
8.2.6	Dimming support	9			
8.3	Protections	10			
8.3.1	UnderVoltage LockOut (UVLO)	11			
8.3.2	OverCurrent Protection (OCP)	11			
8.3.3	Brownout protection	11			
8.3.4	Output short protection (OSP)	11			
8.3.5	Output open OverVoltage Protection (OVP) ..	11			
8.3.6	Internal OverTemperature Protection (OTP) ..	11			
8.3.7	Mains synchronization loss protection	12			
8.3.8	Leading-Edge Blanking (LEB)	12			
8.3.9	Bleeder dissipation protection	12			
9	Limiting values	13			
10	Thermal characteristics	13			
11	Characteristics	14			
12	Application information	16			
13	Package outline	19			
14	Revision history	20			
15	Legal information	21			
15.1	Data sheet status	21			
15.2	Definitions	21			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 May 2014

Document identifier: SSL5301T