ISSUE : 7.Aug.2014

IR3M95N4

Application note Ver.0.1

DEVELOPMENT DEPT. II

SYSTEM DEVICE UNIT ELECTRONIC COMPONENTS AND DEVICES DIVISION SHARP CORPORATION

Contents

1.	General description	P1
2.	Pin assignment and Package outline	P1
3.	Pin description	P2
4.	Absolute maximum ratings	P2
5.	Electrical characteristics	P3
6.	Operation mode description	P4
6.1	Critical Current Mode operation	P4
6.2	Power factor improvement operation	P4
6.3	Quasi-resonant operation	P5
6.4	Constant Current Output Operation	P6
7.	Block description inside the IC	P7
7.1	Start up circuit (VCC)	P7
7.2	Switching circuit (OUT)	P9
7.3	ON timing detecting circuit (VSE)	P10
7.4	Peak current detecting circuit (ISE)	P12
7.5	Error amplifier circuit (FL)	P13
7.6	Analog Dimmer (VREF)	P14
7.7	PWM Dimmer (PWM)	P15
8	Setting operation mode	P16
8.1	Flyback mode	P16
8.2	Non-insulated mode (step up)	P16
9.	Protection Function	P17
9.1	Soft start function	P17
9.2	Over temperature protection	P18
9.3	VCC under voltage lock-out	P18
9.4	Output over voltage lock-out	P18
9.5	FET over current protection	P19
10.	External circuit example	P20
101	Transformer	P20
10.2	FET	P21
10.3	Snubber circuit	P22
10.4	Filter circuit	P23
10.5	Output capacitor	P23
11.	Notes on Contents	P23

1. General description

IR3M95N4 is a controller IC of LED Lighting power supply.

Operation mode is Critical Current Mode. It can enable high power factor by controlling ON period constant, and enable high efficiency and low EMI by quasi-resonant operation.

Either insulated or non-insulated circuit is capable in accordance with the purpose.

Insulated circuit uses flyback converter method, and is able to control in high power factor and high accuracy.

Non-insulated circuit uses step up converter method with transformer, and is able to control in high power factor, high accuracy and high efficiency. In comparison with insulated circuit, non-insulated circuit can smaller the size and lower the price of the power system by decreasing external components.

2. Pin assignment and Package outline



3. Pin description

Pin name	Pin description
1.OUT	Gate drive for the external switching MOSFET
2.GND	Ground pin
3.VREF	Analog dimmer input pin
4.ISE	Current sense of the primary winding
5.VSE	Voltage sense of the auxiliary winding
6.FL	The output pin of error amplifier.
7.PWM	PWM signal input pin
8.VCC	Power supply pin

4. Absolute maximum ratings

Absolute maximum ratings are values or ranges which can cause permanent damage. Please do not exceed this range even when start up or shut down.

Please do not exceed this range even when start up or shut down.					Ta=25°(
Parameter	Symbol	Rating	Unit	Applied terminal	
Power Supply Voltage	Vcc	-0.3 \sim 28.0	V	VCC	
Input Terminal Voltage	VI1	-0.3 \sim 6.0	V	ISE, VSE, FL,VREF,PWM	1
Output Terminal Voltage	VO1	-0.3 \sim 28.0	V	OUT	
Operating Temperature	TOPR	-30 \sim 100	°C		
Storage Temperature	TSTG	-40 \sim 150	°C		

5. Electrical characteristics

Unless otherwise specified.	, condition shall be GND=ISE=VSE=0	/, VCC=16V, Ta=25℃.
-----------------------------	------------------------------------	---------------------

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
VCC section						
VCC Input Voltage	VCC1	10	16	18	V	
VCC Startup Current	ICC1	_	30	T.B.D.	uA	VCC=Startup voltage – 0.1V
VCC Operating supply current	ICC2	_	1.4	T.B.D.	mA	
VCC Turn ON threshold	Vst	T.B.D.	18.0	T.B.D.	V	
VCC Turn OFF threshold	Vuvlo	T.B.D.	6.0	T.B.D.	V	
Gate driver section						
Output Low Resistance	RL	_	—	15	Ω	OUT+0.1V
Output High Current	ЮН	40	—	—	mA	OUT<8V
Output High Voltage Limit	VOH	T.B.D.	10	T.B.D.	V	
Oscillator section						
Frequency	fosc	T.B.D.	200	T.B.D.	kHz	FL=2.5V
Error Amplifier Section						
Reference Voltage	VREF	T.B.D.	2.50	T.B.D.	V	
Feedback Voltage	VFB	T.B.D.	300	T.B.D.	mV	VSE=1V,ISE=0.3V,FL=2.5V
Transconductance	Gm	—	43	—	uA/V	ISE=0.3V
FL Operating range	Vfl	0.5	—	4.0	V	
Zero Cross Detect Section						
VSE Threshold Voltage	VVSE	T.B.D.	0.3	T.B.D.	V	FL=2.5V
PWM section						-
PWM Operating range	Vpwm	0	—	2	V	
Threshold High Voltage of PWM	VPWMH	T.B.D.	0.25	T.B.D.	V	
Threshold Low Voltage of PWM	VPWML	T.B.D.	0.125	T.B.D.	V	
FUNC Bias Current	IFUNC	T.B.D.	10.0	T.B.D.	uA	
Over Current Protection Section	Over Current Protection Section					
Threshold Voltage	VOCP	T.B.D.	1.60	T.B.D.	V	FL=2.5V
Minimum Off Time in OCP	tmin	T.B.D.	70	T.B.D.	us	
Leading edge blanking time	tleb1	—	200	—	ns	
Over Voltage Protection Section						
Threshold Voltage of VSE	VOVP_VSE	T.B.D.	2.1	T.B.D.	V	
Threshold Voltage of VCC	VOVP_VCC	T.B.D.	22.7	T.B.D.	V	
Leading edge blanking time	tleb2	—	600	—	ns	
Over Temperature Protection Section	Over Temperature Protection Section					
Threshold Temperature	TSD	135	150	165	°C	Junction temperature ,(%)

 (\divideontimes) It is secured by the design and the test is not done.

6. Operation mode description

6.1 Critical Current Mode operation

When using insulated flyback converter method, this IC will operate in Critical Current Mode by detecting the timing when the secondary inductor's current becomes 0mA, and turn on the FET.



Fig.1 Critical Current Mode operation

6.2 Power factor improvement operation

ON period will become almost constant by error amplifier controlling.

Since ON period is constant, peak current of inductor will vary in proportion with input voltage.

Therefore input current varies in accordance with input voltage, and the power factor will improve.

 $di(t) = v(t)^* dt / L$ ---- Peak current of inductor is proportional with input voltage, when ON period is the same.



Fig.2 Improvement of power factor by constant ON time operation.

6.3 Quasi-resonant operation

This IC will drive the FET by Critical Current Mode, which detect the timing when the current of inductor becomes 0mA and turn on the FET.

When it is not Critical Current Mode, as shown in Fig.3, after releasing all the energy of inductor the inductance of primary transformer and the parasitic capacitance will cause ringing at the drain of FET, and spread EMI around the circuit.

When it is Critical Current Mode, the VSE terminal monitors the timing when inductor release all the energy and turn on FET almost at the bottom point of ringing waveform, which is called quasi-resonant operation. Therefore it can minimize the noise of EMI to spread around the circuit.



Fig.3 Waveform of FET drain (Not Critical Current Mode)



Fig.4 Waveform of FET drain (Critical Current Mode)

6.4 Constant Current Output Operation

When it is insulated flyback converter, constant current output is enabled only by using primary current control, without using feedback of secondary (LED) current by Photo coupler.

As shown in Fig.4, the average amount of output current (lout) can be expressed by using peak current of secondary current (lpk2) and the period secondary current flows (Tres).

lout = 1 / 2 * lpk2 * Tres / Tc (1)

Peak current of primary and secondary current has relation with the ratio of primary and secondary winding.

lpk2 = Np / Ns * lpk1 (2)

(Np = primary winding turns, Ns = secondary winding turns)

Tres/Tc can be detected by using auxiliary winding which is set in primary transformer.

lout = 1 / 2 * Np / Ns * lpk1 * Tres / Tc (3)

Constant current output can be obtained also in non-insulated step up circuit.

In this circuit lpk2=lpk1, and will be expressed as shown below.

```
lout = 1 / 2 * lpk1 * Tres / Tc (4)
```



Fig.5 Constant current output control

7. Block description inside the IC

7.1 Start up circuit (VCC)

FET starts switching when VCC reaches up to start up voltage Vstart=Typ.18V.

After turning on AC voltage, current is supplied to Cvcc from VIN through Rstart, and VCC voltage rises.

Tstart, which is the time for VCC to reach start up voltage can be expressed as shown below.

Tstart = Cvcc * Vstart / (11 - 12) (5)

I2 is current consumed in IC. I1 is current supplied from VIN through Rstart. I1 can be expressed as shown below.

I1 = (VIN – VCC) / Rstart

Equation (5) can be expressed as shown below, using the equation above.

Tstart = Cvcc * Vstart / ((VIN - VCC) / Rstart - I2) (6)

And the loss at Rstart is expressed as shown below.

Rstart Loss = $(VIN - VCC)^{2}/Rstart$ (7)

When, Vstart=18V, VCC=18V, I2=30uA, C2=10uF,

Rstart=300kohm, VIN=100V

T= 10uF * 20V / ((100V - 20V) / 300kohm - 30uA)

Rstart Loss = (100V - 17.8V) ^ 2 / 300kohm

= 23mW

Rstart should be smaller to speed up start-up sequence, but it has demerit of larger loss.



The capacitor connected to VCC must be a sufficient value, since it must keep VCC over UVLO voltage until feedback voltage from auxiliary winding (VAUX) reaches up to UVLO voltage (6V(Typ.)),

UVLO6V < VCC = (VAUX - VD2) = (Na / Ns) * (VLED - VD3) (8)

where VD2 is voltage drop of diode D2, and VD3 is voltage drop of diode D3.



Fig.7 VCC power supply circuit from auxiliary winding

7.2 Switching circuit (OUT)

Connect the Gate of FET to OUT terminal.

When VSE goes down to 0.3V or less, FET turns on after 200ns (Typ.) delay time. The period FET is ON is the sum of the time in accordance with output voltage (FL) of error amplifier (EAMP) and 200ns (Typ.) delay time.

OUT is clamped by 10V (Typ.) in maximum voltage.



FET ON timing = 200ns after VSE terminal goes down to 0.3V.

FET ON period = period in accordance with FL + delay time 200ns.

%The period in accordance with FL can be referred in "7.5 Error Amplifier (FL)".

7.3 ON timing detecting circuit (VSE)

When FET turns OFF, the drain voltage of FET rises, and voltage in accordance with the winding turns ratio arise at secondary and auxiliary windings. Since current of LED starts to flow when secondary winding voltage goes up to VLED + VD3, the voltage of auxiliary winding can be expressed as

(VLED + VD3) * Na / Np

When secondary current goes down to 0mA, the voltage of secondary winding and auxiliary winding decreases. VSE terminal has two purpose. First to detect the voltage decrease of auxiliary winding, to indicate the next ON timing. And second to measure the period that current flows at secondary winding (Tres).

Leading edge blanking (LEB) from the FET OFF timing is made to mask the period until the VSE voltage stabilizes.

When VSE goes down to 0.3V or less, after 600ns (Typ.) period of leading edge blanking from the FET OFF timing, and the OFF time (TOFF_VREF) according to VREF, FET turns ON.

TOFF_VREF can be referred in "7.6 Analog Dimmer (VREF)".

FET ON timing : VSE < 0.3V & Toff > LEB & Toff > TOFF_VREF

Actually there is error time (Δ T). After secondary winding current becomes 0mA, VSE terminal voltage starts decrease. The period between the starting timing of VSE decrease and the timing VSE terminal crossing down to 0.3V is error time (Δ T). Therefore error occurs in output current control.

lout = $1 / 2 * Np / Ns * Ipk1 * (Tres + \Delta T) / Tc$ (10)







When FET turns ON, voltage arise in secondary and auxiliary winding in accordance with primary winding voltage and winding turns ratio. Negative voltage of -VIN*Ns/Np arise at auxiliary winding. When there is no prevention, negative voltage of -VIN*Ns/Np * Rovp2 / (Rovp1 + Rovp2) arise at VSE terminal. But there is a function to reduce the negative voltage near GND level by shorting VSE and GND with a switch inside the IC.

At either of the condition shown below, VSE and GND shorting switch turns ON.

- 1. OUT = Hi
- 2. Leading Edge Blanking (LED) = Lo and VSE < 0.3.

At the condition shown below, VSE and GND shorting switch turns OFF.

OUT = Lo and VSE > 0.3V



LEB(VSE)

Fig.12 Waveform of VSE - GND short SW

7.4 Peak current detecting circuit (ISE)

ISE terminal is made to detect peak current of primary winding current when FET is ON.

ISE terminal is connected to the source of FET, and current detecting resistor Rcs is connected between the source of FET and GND. The period ISE terminal detects the peak current starts from the timing 200ns before OUT turns OFF, and end at the timing OUT turns OFF. It holds the peak amount during the period FET is OFF.



Fig.13 Peak detecting circuit of primary current



Fig.14 Peak detecting waveform of primary current

7.5 Error amplifier circuit (FL)

FL is an output of error amplifier (EAMP).

The voltage of FL terminal sets FET ON period. As shown in Fig.16, ON period is as shown below.

ON period = 2.66pF * VFL / ibias (10)

Variation range of VFL is 0.5V to 4V, and on period is 0.66us to 5.33us at Ibias=2uA.



Fig.15 FET ON period control by error amplifier



Fig.16 Relation between FL voltage and FET on period

As FL output is clamped on the maximum voltage 4.5V, ON period increases no more. This limits input AC currents when power supply voltage falls rapidly, which is brownout function.

Since power-factor may decline when CFL is small, please set up sufficiently big CFL. The recommended value of CFL: 1uF

7.6 Analog Dimmer (VREF)

Output current can be adjusted according to the voltage of VREF terminal.

Since VREF terminal has input resistance of several 100 kohm, it recommends that the voltage of input is low resistance.



TOFF_VREF according to VREF voltage becomes as it is shown in (11).

TOFF_VREF = $36 \text{us} / (\text{VREF}^20 + 0.25)$ (11)

ON time (FL) is adjusted according to TOFF_VREF.



7.7 PWM Dimmer (PWM)

LED current can be adjusted according to Duty of PWM pulse input to PWM terminal.

The input condition of the PWM signal is as follows.

PWM pin setting (@1kHz)	Dimming result
2.0 V >FUNC>0.3 V	Out pin: switching
0.1 V >FUNC	Out pin: OFF (※)

(※) In PWM < 0.1V, the value of FL is kept and the switching-ON pulse is kept constant. It can be used as standby mode.

The example of connection of PWM terminal is as in Fig.19.



When a PWM function is used, please use it after are satisfactory or checking enough with the system, since sound may occur with a transformer, a coil, etc.



8 Oeration mode

8.1 Flyback mode

Fig 20 shows circuit diagram of insulated flyback mode.



8.2 Non-insulated mode (transformer : step up)

Fig 21 shows circuit diagram of non-insulated step up mode with transformer. Snubber circuit is not necessary and there is no loss of Lp leakage inductance in this mode compared to in flyback method.



9. Protection Function

9.1 Soft start function

At start up, switching operation is performed in soft start sequence. ON time and OFF time shown at below table are repeated in turns until condition of StartupOK.

ON timing : ISE=0.6V or Ton(Max.)=6us

OFF period : Critical Current Mode operation, Toff (Min.) = 12 us or more

Condition of Startup OK : VSE > 0.8V.

Mode	Soft start	Startup OK judge	
Flyback	ON:ISE=0. 6V、Ton(max)=6us	VSE=0. 8V	
FIYDACK	OFF:Critical Current Mode operation、Toff(min)=12us		



Fig.22 Softstart

9.2 Over temperature protection

When junction temperature of this IC exceeds 150°C, over temperature protection (OTP) starts to operate and following operation is performed.

- · IC shut down (OUT is Lo).
- Discharge capacitor connected to FL (CFL).
- · Discharge capacitor connected to VCC(Cvcc).
- When VCC goes down to UVLO (Typ.6V) or less, discharge of Cvcc stops.

9.3 VCC under voltage lock-out

IC operation stops when VCC voltage goes down to Typ.6V or less, caused by VCC voltage lowering or short between VCC and GND.

IC operation restarts when VCC voltage goes up to Typ.18V or more (start up voltage).



Fig.23 UVLO detection sequence

9.4 Output over voltage lock-out

When over voltage error is detected ,following operation is performed.

- · IC shut down (OUT is Lo).
- Discharge capacitor connected to FL (CFL).
- Discharge capacitor connected to VCC(Cvcc).
- When VCC goes down to UVLO (Typ.6V) or less, discharge of Cvcc stops.

Over voltage protection is masked at Leading edge blanking (LEB) period, that is 600ns (Typ.) from the timing OUT becomes Lo (Fig. 24).

Over voltage protection is detected by $V_{OVP_VSE} \ge 2.1V(Typ.)$ (12), and $V_{OVP_VCC} \ge 22.7(Typ.)$ (13).

Vovp_vse = 2.1V '	* (Rovp1+Rovp2) / Rovp2 * Ns/Na	(12)
-------------------	---------------------------------	------

Vovp_vcc =22.7V * Ns/Na (13)

%/ovp_vse is over voltage threshold voltage for VSE. Vovp_VCC is over voltage threshold voltage for VCC.



Protected operation is carried out when the conditions of VSE and VCC overlap.

9.5 FET over current protection

The IC observe FET ON current, and when ISE goes up to over current threshold voltage (Vocp) or more, over current error is detected and following operation is performed.

- OUT turns Lo and stops switching.
- · IC do not shut down.
- OFF period will be more than 67us (Typ.).

The voltage of ISE terminal at over-current detection is as follows.

Mode	over-current detection volgate
Flyback	ISE ≦1.6V(Typ.)

Over current protection is masked at leading edge blanking (LEB) period, that is 200ns (Typ.) from the timing OUT becomes Hi (Fig. 25).

When OCP is detected, OFF period is set to be 67us(Typ.).



Fig.25 OCP detection

10. External circuit example

10.1 Transformer

First you must fix the input condition of AC power source

VAC : 85V (Min.) ~ 265V (Max.)

Fix inductance of primary winding of transformer (Lp) to make ON period 5us at the condition VAC (Min.).

Lp = VAC (Min.) * Ton / Ip (14)

When duty is 50%, since AC input current is IAC = Ip / 4, Ip can be expressed as below

Ip = 4 * Pin / VAC (Min.) (15)

IAC = Ip / 4 (16)



Fig.26

Pin and Pout can be expressed as below, using conversion efficiency $\boldsymbol{\eta}$

 $Pin = Pout / \eta$ (17)

When VAC(Min.)=85V,Ton=5us,Pout=25W,and efficiency $\eta = 88\%$ Pin = 25W / 88% = 28.4W Ip = 4 * 28.4W / 85V = 1.34A Lp = 85V * 5us / 1.34A = 317uH

· Primary widing

Np = VAC (Min.) * $\sqrt{2}$ * Ton (Max.) / (Ae * BT) (18)

Use the larger amount between

Vin (Min.) * Ton (Max.) or Vin (Max.) * Ton (Min.)

Ae is the effective area of the core in transformer.

BT is saturation flux density.

Use ER28 core (Ae = 86mm²), calculate using saturation flux density BT =320mT

Np = $85V * \sqrt{2} * 5us / (86mm2 * 320mT)$

=21.8

Set Np more than the value above.

Ns (Secondary winding turns) Ns = Np * Vout / VAC (Min.) (19)
When Np=22, Vout=35.5V, VAC(Min.)=85V
Ns = 22 * 35.5V / 85V = 9.2
Therefore Ns = 9 Na (Auxiliary widing turns)
Make VCC voltage more than 16V.
Na = Ns * VCC/ Vout (20)
=9 * 16V / 35.5V = 4.2

Therefore Na=4

Winding form

Voltage change of primary winding make an effect on auxiliary winding, in accordance with magnetic coupling strength of primary winding and auxiliary winding.

It is able to weaken magnetic coupling by changing winding form, and weaken the effect on auxiliary winding



10.2 FET

Please use FET with a sufficient margin against primary winding peak current, and drain voltage rising at FET OFF.

When the gate of FET change from Hi to Lo, negative surge is applied to the source of FET. Because there is parasitic capacitance between the gate and the source of FET.



Fig.28 Counter measure against negative surge

10.3 Snubber circuit

When using insulated flyback circuit, you must consume the energy of leakage inductance caused by imperfect magnetic coupling of transformer at the primary winding.



Appropriate value of C4 and R13 is set to keep voltage jumping of the drain at low level.



Fig.30 Drain voltage rising caused by leakage inductance

10.4 Filter circuit

The value of L1 and C2 is set by EMI observation. The cut off frequency of low pass filter made by L1 and C1 is as shown below.



Fig.31 LC filter

10.5 Output capacitor

A large value of output capacitor (Cout) is needed to keep output current ripple at low level.

At the condition of power factor more than 0.9, the output ripple is approximately as shown below.

Output ripple rate = lout / 3 * Cout ^ - 0.9 (22)

Where lout is output current



11. Notes on Contents

1) Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2) Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3) Timing Charts

Timing charts may be simplified for explanatory purposes.

4) Application Circuits

The application circuits shown in this document are provided for reference purposes only.

Thorough evaluation is required, especially at the mass production design stage.

Sharp does not grant any license to any industrial property rights by providing these examples of application circuits.