





# 8V to 36Vin Cool-Power ZVS Buck Regulator

## Description

The PI33XX-X0 is a family of high efficiency, wide input range DC-DC ZVS-Buck regulators integrating controller, power switches, and support components all within a high density System-in-Package (SiP). The integration of a high performance Zero-Voltage Switching (ZVS) topology, within the PI33XX-X0 series, increases point of load performance providing best in class power efficiency. The PI33XX-X0 requires only an external inductor and minimal capacitors to form a complete DC-DC switching mode buck regulator.

Device	Out	lout Max	
Device	Set	Range	lout Wax
PI3311-X0-LGIZ	1.0V	1.0 to 1.4V	10A
PI3318-X0-LGIZ	1.8V	1.4 to 2.0V	10A
PI3312-X0-LGIZ	2.5V	2.0 to 3.1V	10A
PI3301-X0-LGIZ	3.3V	2.3 to 4.1V	10A
PI3302-X0-LGIZ	5.0V	3.3 to 6.5V	10A
PI3303-X0-LGIZ	12V	6.5 to 13.0V	8A
PI3305-X0-LGIZ	15V	10.0 to 16.0V	8A

Table 1 - PI33XX-X0 Portfolio.

The ZVS architecture also enables high frequency operation while minimizing switching losses and maximizing efficiency. The high switching frequency operation reduces the size of the external filtering components, improves power density, and enables very fast dynamic response to line and load transients. The PI33XX-X0 series sustains high switching frequency all the way up to the rated input voltage without sacrificing efficiency and, with its 20ns minimum on-time, supports large step down conversions up to 36Vin.

### **Features**

- High Efficiency ZVS-Buck Topology
- Wide input voltage range of 8V to 36V
- Very-Fast transient response
- High accuracy pre-trimmed output voltage
- User adjustable soft-start & tracking
- Power-up into pre-biased load (select versions)
- Parallel capable with single wire current sharing
- Input Over/Under Voltage Lockout (OVLO/UVLO)
- Output Overvoltage Protection (OVP)
- Over Temperature Protection (OTP)
- Fast and slow current limits
- -40°C to 125°C operating range (T<sub>J</sub>)
- Optional I<sup>2</sup>C functionality & programmability:
  - Vout margining
  - Fault reporting
  - Enable and SYNCI pin polarity
  - Phase delay (interleaving multiple regulators)

## **Applications**

- High efficiency systems
- Computing, Communications, Industrial, Automotive Equipment
- High voltage battery operation

## **Package Information**

• 10mm x 14mm x 2.6mm LGA SiP



I<sup>2</sup>C is a trademark of NXP Semiconductors



# **Contents**

Order Information3
Absolute Maximum Ratings4
Block Diagram4
Pin Description5
Package Pin-Out5
PI3311-X0 (1.0 Vout) Electrical Characteristics 6
PI3318-X0 (1.8 Vout) Electrical Characteristics9
PI3312-X0 (2.5 Vout) Electrical Characteristics12
PI3301-X0 (3.3 Vout) Electrical Characteristics16
PI3302-X0 (5.0 Vout) Electrical Characteristics20
PI3303-X0 (12.0 Vout) Electrical Characteristics 24
PI3305-X0 (15.0 Vout) Electrical Characteristics 28
Functional Description32
ENABLE (EN)32
Remote Sensing32
Switching Frequency Synchronization32
Output Voltage Trim32
Soft-Start32
Output Current Limit Protection33
Input Under-Voltage Lockout33
Input Over Voltage Lockout33
Output Over Voltage Protection33
Over Temperature Protection33
Pulse Skip Mode (PSM)34
Variable Frequency Operation34
Parallel Operation34
I <sup>2</sup> C Interface Operation34

Application Description	35
Output Voltage Trim	35
Soft-Start Adjust and Tracking	36
Inductor Pairing	36
Thermal Derating	37
Filter Considerations	38
Layout Guidelines	39
Recommended PCB Footprint and Stencil	40
Package Drawings	41
Warranty	42



# **Order Information**

Ocal Barray	Output Range lout		Dealers	Towns and Bar III	
Cool-Power	Set	Range	Max	Package	Transport Media
PI3311-00-LGIZ	1.0V	1.0 to 1.4V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3318-00-LGIZ	1.8V	1.4 to 2.0V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3312-00-LGIZ	2.5V	2.0V to 3.1V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3301-00-LGIZ	3.3V	2.3 to 4.1V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3302-00-LGIZ	5.0V	3.3 to 6.5V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3303-00-LGIZ	12V	6.5 to 13.0V	8A	10mm x 14mm 123-pin LGA	TRAY
PI3305-00-LGIZ	15V	10.0 to 16.0V	8A	10mm x 14mm 123-pin LGA	TRAY
I <sup>2</sup> C Functionality	y & Progran	nmability			
PI3311-20-LGIZ	1.0V	1.0 to 1.4V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3318-20-LGIZ	1.8V	1.0 to 1.4V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3312-20-LGIZ	2.5V	2.0 to 3.1V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3301-20-LGIZ	3.3V	2.3 to 4.1V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3302-20-LGIZ	5.0V	3.30 to 6.5V	10A	10mm x 14mm 123-pin LGA	TRAY
PI3303-20-LGIZ	12V	6.5 to 13.0V	8A	10mm x 14mm 123-pin LGA	TRAY
PI3305-20-LGIZ	15V	10.0 to 16.0V	8A	10mm x 14mm 123-pin LGA	TRAY




## **Absolute Maximum Ratings**

VIN		-0.7V to 36V
VS1		-0.7 to 36V, -4V for 5ns
SGND		100mA
PGD, SYI	NCO, SYNCI, EN, EAO, ADJ, TRK, ADR1, ADR2, SCL, SDA, REM	-0.3V to 5.5V / 5mA
	PI3311-X0-LGIZ	-0.3V to 5.5V
	PI3318-X0-LGIZ	-0.5V to 9V
	PI3312-X0-LGIZ	-0.8V to 13V
VOUT	PI3301-X0-LGIZ	-1.0V to 18V
	PI3302-X0-LGIZ	-1.5V to 21V
	PI3303-X0-LGIZ	-3.6V to 25V
	PI3305-X0-LGIZ	-4.5V to 25V
Storage	Temperature	-65°C to 150°C
Operatin	g Junction Temperature	-40°C to 125°C
Soldering	g Temperature for 20 seconds	245°C
ESD Rati	ng	2kV HBM

Notes: At 25°C ambient temperature. Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltage nodes are referenced to PGND unless otherwise noted. Test conditions are per the specifications within the individual product electrical characteristics.

# **Block Diagram**




**Figure 1:** Simplified Block Diagram (I<sup>2</sup>C pins SCL, SDA, ADRO, and ADR1 only active for PI33XX-20 device versions)



## **Pin Description**

Name	Number	Description
SGND	Block 1	<b>Signal ground:</b> Internal logic ground for EA, TRK, SYNCI, SYNCO, ADJ and I <sup>2</sup> C (options) communication returns. SGND and PGND are star connected within the regulator package.
PGND	Block 2	Power ground: VIN and VOUT power returns
VIN	Block 3	Input voltage: and sense for UVLO, OVLO and feed forward ramp
VOUT	Block 5	Output voltage: and sense for power switches and feed-forward ramp
VS1	Block 4	Switching node: and ZVS sense for power switches
PGD	A1	Parallel Good: Used for parallel timing management intended for lead regulator.
EAO	A2	Error amp output: External connection for additional compensation and current sharing.
EN	А3	<b>Enable Input:</b> Regulator enable control. Asserted high or left floating – regulator enabled; Asserted low, regulator output disabled. Polarity is programmable via 1 <sup>2</sup> C interface.
REM	A5	Remote Sense: High side connection. Connect to output regulation point.
ADJ	B1	<b>Adjust input:</b> An external resistor may be connected between ADJ pin and SGND or VOUT to trim the output voltage up or down.
TRK	C1	<b>Soft-start and track input:</b> An external capacitor may be connected between TRK pin and SGND to decrease the rate of rise during soft-start.
NC	K3, A4	No Connect: Leave pins floating.
SYNCO	К4	<b>Synchronization output:</b> Outputs a low signal for ½ of the minimum period for synchronization of other converters.
SYNCI	K5	<b>Synchronization input:</b> Synchronize to the falling edge of external clock frequency. SYNCI is a high impedance digital input node and should always be connected to SGND when not in use.
SDA	D1	Data Line: Connect to SGND for PI33XX-00. For use with PI33XX-20 only.
SCL	E1	Clock Line: Connect to SGND for PI33XX-00. For use with PI33XX-20 only.
ADR1	H1	Tri-state Address: No connect for PI33XX-00. For use with PI33XX-20 only.
ADR0	G1	Tri-state Address: No connect for PI33XX-00. For use with PI33XX-20 only.

# **Package Pin-Out**



123-Lead LGA (10mm x 14mm) Top view

**Block 1:** B2-4, C2-4, D2-3, E2-3, F1-3, G2-3, H2-3, J1-3, K1-2

**Block 2:** A8-10, B8-10, C8-10, D8-10, E4-10, F4-10, G4-10, H4-10, J4-10, K6-10

**Block 3:** G12-14, H12-14, J12-14, K12-14

**Block 4:** A12-14, B12-14, C12-14, D12-14, E12-14,

Block 5: A6-7, B6-7, C6-7, D6-7



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=125nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions	
Input Specifications	•	•			•		
Input Voltage	V <sub>IN_DC</sub>	8	24	36	V	Minimum 1mA load required	
Input Current	I <sub>IN_DC</sub>		476		mA	Vin = 24V, T <sub>C</sub> = 25°C, lout=10A	
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.	
Input Quiescent Current	I <sub>Q_VIN</sub>		2.0 2.5		mA	Disabled Enabled (no load)	
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.	
<b>Output Specifications</b>							
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	0.987	1.0	1.013	V	Note 2.	
Output Voltage Trim Range	V <sub>OUT_DC</sub>	1.0		1.4	V	Note 3.	
Line Regulation	$\Delta V_{OUT}(\Delta V_{IN})$		0.10		%	@25°C, 8V <vin<36v< td=""></vin<36v<>	
Load Regulation	$\Delta V_{OUT}(\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<10a< td=""></lout<10a<>	
Output Voltage Ripple	V <sub>OUT_AC</sub>		20		mVp-p	lout=5A, Cout=8x100μF, 20MHz BW Note 4.	
Continuous Output Current Range	I <sub>OUT_DC</sub>			10	Α	Note 5. Min 1mA load required.	
Current Limit	I <sub>OUT_CL</sub>		12		Α		
Protection							
VIN UVLO Start Threshold	$V_{UVLO\_START}$	7.10	7.60	8.00	V		
VIN UVLO Stop Threshold	$V_{\text{UVLO\_STOP}}$	6.80	7.25	7.60	V		
VIN UVLO Hysteresis	V <sub>UVLO_HYS</sub>		0.35		V		
VIN OVLO Start Threshold	V <sub>OVLO_START</sub>	36.1	37.6		V		
VIN OVLO Stop Threshold	V <sub>OVLO_STOP</sub>	37.0	38.4		V		
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V		
VIN UVLO/OVLO Fault Delay Time	t <sub>f_DLY</sub>		128		Cycles	Number of the switching freq cycles	
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns		
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above V <sub>OUT</sub>	
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.	
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C		
Note 1: All parameters reflect regulator and inductor system  Note 3: Output current capability may be limited and other							

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

**Note 5:** Refer to Load Current vs. Ambient Temperature curves. **Note 6:** Refer to Switching Frequency vs. Load current curves.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=125nH (Note 1) unless other conditions are noted.

Symbol	Min	Тур	Max	Units	Conditions
-	•				1
f <sub>S</sub>		500		kHz	Note 6.
t <sub>FR_DLY</sub>		30		ms	
$\Delta f_{\text{SYNCI}}$	50		110	%	Relative to set switching frequency. Note 3.
$V_{SYNCI}$		2.5		V	
V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
V <sub>SYNCO_LO</sub>			0.5	V	Sink 1mA
t <sub>SYNCO_RT</sub>		10		ns	20pF load
t <sub>SYNCO_FT</sub>		10		ns	20pF load
-	•				1
$V_{TRK}$	0		1.04	V	Internal reference tracking range.
		1.2		V	
$V_{TRK\_OV}$	20	40	60	mV	
I <sub>TRK</sub>	-70	-50	-30	μΑ	
I <sub>TRK_DIS</sub>		6.8		mA	
t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
V <sub>EN_HI</sub>	0.9	1	1.1	V	
$V_{EN\_LO}$	0.7	0.8	0.9	V	
V <sub>EN_HYS</sub>	100	200	300	mV	
V <sub>EN_PU</sub>		2		V	
V <sub>EN_PD</sub>		0		V	
I <sub>EN_SO</sub>		-50		uA	
I <sub>EN_SK</sub>		50		uA	
	f <sub>S</sub> t <sub>FR_DLY</sub> Δf <sub>SYNCI</sub> V <sub>SYNCO_HI</sub> V <sub>SYNCO_LO</sub> t <sub>SYNCO_FT</sub> V <sub>TRK</sub> V <sub>TRK_OV</sub> I <sub>TRK</sub> I <sub>TRK_DIS</sub> t <sub>SS</sub> V <sub>EN_HI</sub> V <sub>EN_LO</sub> V <sub>EN_HYS</sub> V <sub>EN_PU</sub> V <sub>EN_PD</sub> I <sub>EN_SO</sub>	f <sub>S</sub> t <sub>FR_DLY</sub> Δf <sub>SYNCI</sub> 50  V <sub>SYNCO_HI</sub> 4.5  V <sub>SYNCO_LO</sub> t <sub>SYNCO_FT</sub> V <sub>TRK</sub> 0  V <sub>TRK_OV</sub> 20  I <sub>TRK</sub> -70  I <sub>TRK_DIS</sub> t <sub>SS</sub> V <sub>EN_HI</sub> 0.9  V <sub>EN_HYS</sub> 100  V <sub>EN_PU</sub> V <sub>EN_PD</sub> I <sub>EN_SS</sub>	f <sub>S</sub>   500   30	f <sub>S</sub>   500   110   V <sub>SYNCI</sub>   50   110   V <sub>SYNCO_HI</sub>   4.5   V <sub>SYNCO_LO</sub>   0.5   10   1.04   1.2   V <sub>TRK_OV</sub>   20   40   60   1 <sub>TRK</sub>   -70   -50   -30   1 <sub>TRK_DIS</sub>   6.8   t <sub>SS</sub>   2.2	f <sub>S</sub> 500       kHz         t <sub>FR_DLY</sub> 30       ms         Δf <sub>SYNCI</sub> 50       110       %         V <sub>SYNCO_HI</sub> 4.5       V         V <sub>SYNCO_LO</sub> 0.5       V         t <sub>SYNCO_FT</sub> 10       ns         t <sub>SYNCO_FT</sub> 10       ns         V <sub>TRK</sub> 0       1.04       V         V <sub>TRK_OV</sub> 20       40       60       mV         I <sub>TRK</sub> -70       -50       -30       μA         I <sub>TRK_DIS</sub> 6.8       mA         t <sub>SS</sub> 2.2       ms         V <sub>EN_HI</sub> 0.9       1       1.1       V         V <sub>EN_LO</sub> 0.7       0.8       0.9       V         V <sub>EN_HYS</sub> 100       200       300       mV         V <sub>EN_PD</sub> 0       V         I <sub>EN_SO</sub> -50       uA

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.


**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

**Note 5:** Refer to Load Current vs. Ambient Temperature curves. **Note 6:** Refer to Switching Frequency vs. Load current curves.




### Efficiency at 25°C




Regulator and inductor performance

Transient Response: 2A to 7A, at 5A/μs




Cout = 8X 100µF Ceramic

### **Short Circuit Test**




331101

### Output Ripple: 24Vin, 1.0Vout at 10A




Vout = 50mV/Div, 2.0us/Div Cout = 8X 100µF Ceramic

### **Switching Frequency vs. Load Current**



Output ripple: 24Vin, 1.0Vout at 5A



Cout = 8X 100µF Ceramic



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=155nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Input Specifications				•	•	
Input Voltage	$V_{IN\_DC}$	8	24	36	V	
Input Current	I <sub>IN_DC</sub>		835		mA	Vin = 24V, T <sub>C</sub> = 25°C, lout=10A
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.
Input Quiescent Current	I <sub>Q_VIN</sub>		2.0 2.5		mA	Disabled Enabled (no load)
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.
Output Specifications						
Output Voltage Total Regulation	$V_{\text{OUT\_DC}}$	1.773	1.8	1.827	V	Note 2.
Output Voltage Trim Range	V <sub>OUT_DC</sub>	1.4		2.0	V	Note 3.
Line Regulation	$\Delta V_{OUT}(\Delta V_{IN})$		0.10		%	@25°C, 8V <vin<36v< td=""></vin<36v<>
Load Regulation	$\Delta V_{OUT}(\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<10a< td=""></lout<10a<>
Output Voltage Ripple	V <sub>OUT_AC</sub>		25		mVp-p	lout=5A, Cout=6x100μF, 20MHz BW Note 4.
Continuous Output Current Range	I <sub>OUT_DC</sub>			10	Α	Note 5.
Current Limit	I <sub>OUT_CL</sub>		12		Α	
Protection						
VIN UVLO Start Threshold	$V_{UVLO\_START}$	7.10	7.60	8.00	V	
VIN UVLO Stop Threshold	$V_{UVLO\_STOP}$	6.80	7.25	7.60	V	
VIN UVLO Hysteresis	$V_{\text{UVLO\_HYS}}$		0.35		V	
VIN OVLO Start Threshold	$V_{OVLO\_START}$	36.1	37.6		V	
VIN OVLO Stop Threshold	$V_{OVLO\_STOP}$	37.0	38.4		V	
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V	
VIN UVLO/OVLO Fault Delay Time	t <sub>f_DLY</sub>		128		Cycles	Number of the switching freq cycles
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns	
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above V <sub>OUT</sub>
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C	
Over-Temperature Restart Hysteresis  Note 1: All parameters reflect regulator and indus		N		out current		nay be limited and other

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

**Note 5:** Refer to Load Current vs. Ambient Temperature curves. **Note 6:** Refer to Switching Frequency vs. Load current curves.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=155nH (Note 1) unless other conditions are noted.

•		Тур	Max	Units	Conditions
f <sub>s</sub>		600		kHz	Note 6.
t <sub>FR_DLY</sub>		30		ms	
$\Delta f_{SYNCI}$	50		110	%	Relative to set switching frequency. Note 3.
V <sub>SYNCI</sub>		2.5		V	
V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
V <sub>SYNCO_LO</sub>			0.5	V	Sink 1mA
t <sub>SYNCO_RT</sub>		10		ns	20pF load
t <sub>SYNCO_FT</sub>		10		ns	20pF load
•		•	•	•	
V <sub>TRK</sub>	0		1.04	V	
		1.2		V	
V <sub>TRK_OV</sub>	20	40	60	mV	
I <sub>TRK</sub>	-70	-50	-30	μΑ	
I <sub>TRK_DIS</sub>		6.8		mA	
t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
V <sub>EN_HI</sub>	0.9	1	1.1	V	
V <sub>EN_LO</sub>	0.7	0.8	0.9	V	
V <sub>EN_HYS</sub>	100	200	300	mV	
V <sub>EN_PU</sub>		2		V	
V <sub>EN_PD</sub>		0		V	
I <sub>EN_SO</sub>		-50		uA	
I <sub>EN_SK</sub>		50		uA	
	t <sub>fr_dly</sub> $\Delta f_{SYNCI}$ V <sub>SYNCO_HI</sub> V <sub>SYNCO_LO</sub> t <sub>SYNCO_ET</sub> V <sub>TRK</sub> V <sub>TRK_OV</sub> I <sub>TRK</sub> I <sub>TRK_DIS</sub> t <sub>SS</sub> V <sub>EN_HI</sub> V <sub>EN_LO</sub> V <sub>EN_HYS</sub> V <sub>EN_PU</sub> V <sub>EN_PD</sub> I <sub>EN_SO</sub>	t <sub>fr_DLY</sub> Δf <sub>SYNCI</sub> 50           V <sub>SYNCO</sub> 4.5           V <sub>SYNCO_LO</sub> 4.5           t <sub>SYNCO_ET</sub> 4.5           V <sub>TRK_OLO</sub> 0           V <sub>TRK_OLO</sub> 20           I <sub>TRK</sub> -70           I <sub>TRK_DIS</sub> -70           t <sub>SS</sub> 0.9           V <sub>EN_HI</sub> 0.9           V <sub>EN_LO</sub> 0.7           V <sub>EN_HYS</sub> 100           V <sub>EN_PU</sub> 0           I <sub>EN_SC</sub> 1           I <sub>EN_SK</sub> 1	t <sub>FR_DLY</sub> 30       Δf <sub>SYNCI</sub> 50       V <sub>SYNCO_HI</sub> 4.5       V <sub>SYNCO_LO</sub> 10       t <sub>SYNCO_FT</sub> 10       V <sub>TRK</sub> 0       1 <sub>TRK</sub> -70       1 <sub>TRK</sub> -70       1 <sub>TRK_DIS</sub> 6.8       t <sub>SS</sub> 2.2       V <sub>EN_HI</sub> 0.9     1       V <sub>EN_HI</sub> 0.9     1       V <sub>EN_HYS</sub> 100     200       V <sub>EN_HYS</sub> 100     200       V <sub>EN_PD</sub> 0       I <sub>EN_SC</sub> -50       I <sub>EN_SK</sub> 50	Δf <sub>SYNCI</sub> 50     110       V <sub>SYNCO</sub> 2.5       V <sub>SYNCO_HI</sub> 4.5       V <sub>SYNCO_LO</sub> 0.5       t <sub>SYNCO_FT</sub> 10       V <sub>TRK</sub> 0     1.04       V <sub>TRK_OV</sub> 20     40     60       I <sub>TRK</sub> -70     -50     -30       I <sub>TRK_DIS</sub> 6.8       t <sub>SS</sub> 2.2       V <sub>EN_HI</sub> 0.9     1     1.1       V <sub>EN_HYS</sub> 100     200     300       V <sub>EN_HYS</sub> 100     200     300       V <sub>EN_PD</sub> 0     1     1       I <sub>EN_SC</sub> -50     1     1	t <sub>FR_DLY</sub> 30       ms         Δf <sub>SYNCI</sub> 50       110       %         V <sub>SYNCO_HI</sub> 4.5       V         V <sub>SYNCO_LO</sub> 0.5       V         t <sub>SYNCO_FT</sub> 10       ns         t <sub>SYNCO_FT</sub> 10       ns         V <sub>TRK</sub> 0       1.04       V         V <sub>TRK_OV</sub> 20       40       60       mV         I <sub>TRK</sub> -70       -50       -30       μA         I <sub>TRK_DIS</sub> 6.8       mA         t <sub>SS</sub> 2.2       ms         V <sub>EN_HI</sub> 0.9       1       1.1       V         V <sub>EN_HI</sub> 0.9       1       1.1       V         V <sub>EN_HYS</sub> 100       200       300       mV         V <sub>EN_PD</sub> 0       V         I <sub>EN_SO</sub> -50       uA         I <sub>EN_SK</sub> 50       uA

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.


**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

**Note 5:** Refer to Load Current vs. Ambient Temperature curves. **Note 6:** Refer to Switching Frequency vs. Load current curves.



### Efficiency at 25°C



Regulator and inductor performance


### Transient Response: 2A to 7A, at 5A/μs




24Vin to 1.8Vout

Cout = 6X 100µF Ceramic

#### **Short Circuit Test**




### Output Ripple: 24Vin, 1.8Vout at 10A




Vout = 50mV/Div, 2.0us/Div Cout = 6X 100µF Ceramic

331804

### **Switching Frequency vs. Load Current**



Output ripple: 24Vin, 1.8Vout at 5A



Cout = 6X 100µF Ceramic



Specifications apply for  $-40^{\circ}\text{C} < \text{T}_{J} < 125^{\circ}\text{C}$ , Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

Input Specifications	V				•						
Inner th Malkage	W	Input Specifications									
Input Voltage	$V_{IN\_DC}$	8	24	36	V	Note 7.					
Input Current	I <sub>IN_DC</sub>		1.14		Α	Vin = 24V, T <sub>C</sub> = 25°C, lout=10A					
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.					
Input Quiescent Current	I <sub>Q_VIN</sub>		2.0 2.5		mA	Disabled Enabled (no load)					
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.					
Output Specifications											
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	2.465	2.5	2.535	V	Note 2.					
Output Voltage Trim Range	V <sub>OUT_DC</sub>	2.0	2.5	3.1	V	Note 3. Note 7.					
Line Regulation	$\Delta V_{OUT} (\Delta V_{IN})$		0.10		%	@25°C, 8V <vin<36v< td=""></vin<36v<>					
Load Regulation	$\Delta V_{OUT} (\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<10a< td=""></lout<10a<>					
Output Voltage Ripple	V <sub>OUT_AC</sub>		28		mVp-p	lout=5A, Cout=4x100μF, 20MHz BW					
Continuous Output Current Range	I <sub>OUT_DC</sub>			10	Α	Note 5. Note 7.					
Current Limit	I <sub>OUT_CL</sub>		12		Α						
Protection											
VIN UVLO Start Threshold	V <sub>UVLO_START</sub>	7.10	7.60	8.00	V						
VIN UVLO Stop Threshold	$V_{UVLO\_STOP}$	6.80	7.25	7.60	V						
VIN UVLO Hysteresis	$V_{\text{UVLO\_HYS}}$		0.35		V						
VIN OVLO Start Threshold	V <sub>OVLO_START</sub>	36.1	37.6		V						
VIN OVLO Stop Threshold	V <sub>OVLO_STOP</sub>	37.0	38.4		V						
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V						
VIN UVLO/OVLO Fault Delay Time	t <sub>f_DLY</sub>		128		Cycles	Number of the switching freq cycles					
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns						
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above Vout					
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.					
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C						

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

Symbol	Min	Тур	Max	Units	Conditions
	1		•	•	
f <sub>S</sub>		500		kHz	Note 6.
t <sub>FR_DLY</sub>		30		ms	
$\Delta f_{SYNCI}$	50		110	%	Relative to set switching frequency. Note 3.
V <sub>SYNCI</sub>		2.5		V	
V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
$V_{SYNCO\_LO}$			0.5	V	Sink 1mA
t <sub>synco_rt</sub>		10		ns	20pF load
t <sub>SYNCO_FT</sub>		10		ns	20pF load
		•	l.	ı	
V <sub>TRK</sub>	0		1.04	V	
		1.2		V	
$V_{TRK\_OV}$	20	40	60	mV	
I <sub>TRK</sub>	-70	-50	-30	μΑ	
I <sub>TRK_DIS</sub>		6.8		mA	
t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
$V_{EN\_HI}$	0.9	1	1.1	V	
$V_{EN\_LO}$	0.7	0.8	0.9	V	
$V_{EN\_HYS}$	100	200	300	mV	
V <sub>EN_PU</sub>		2		V	
V <sub>EN_PD</sub>		0		V	
I <sub>EN_SO</sub>		-50		uA	
I <sub>EN_SK</sub>		50		uA	
	f <sub>S</sub> t <sub>FR_DLY</sub> Δf <sub>SYNCI</sub> V <sub>SYNCO_HI</sub> V <sub>SYNCO_LO</sub> t <sub>SYNCO_FT</sub> V <sub>TRK</sub> V <sub>TRK_OV</sub> I <sub>TRK</sub> I <sub>TRK_DIS</sub> t <sub>SS</sub> V <sub>EN_HI</sub> V <sub>EN_LO</sub> V <sub>EN_HYS</sub> V <sub>EN_PU</sub> V <sub>EN_PD</sub> I <sub>EN_SO</sub> I <sub>EN_SK</sub>	f <sub>S</sub> t <sub>FR_DLY</sub> Δf <sub>SYNCI</sub> 50 V <sub>SYNCO_HI</sub> 4.5 V <sub>SYNCO_LO</sub> t <sub>SYNCO_FT</sub> V <sub>TRK</sub> 0  V <sub>TRK_OV</sub> 20 I <sub>TRK</sub> -70 I <sub>TRK_DIS</sub> t <sub>SS</sub> V <sub>EN_HI</sub> 0.9 V <sub>EN_HO</sub> 0.7 V <sub>EN_HYS</sub> 100 V <sub>EN_PU</sub> I <sub>EN_SO</sub> I <sub>EN_SK</sub>	f <sub>S</sub>   500   30	f <sub>S</sub> 500           t <sub>FR_DLY</sub> 30           Δf <sub>SYNCI</sub> 50         110           V <sub>SYNCO_HI</sub> 4.5         0.5           V <sub>SYNCO_LO</sub> 0.5         10           t <sub>SYNCO_FT</sub> 10         1.04           V <sub>TRK</sub> 0         1.04           V <sub>TRK_OV</sub> 20         40         60           I <sub>TRK</sub> -70         -50         -30           I <sub>TRK_DIS</sub> 6.8         2.2           V <sub>EN_HI</sub> 0.9         1         1.1           V <sub>EN_HI</sub> 0.9         1         1.1           V <sub>EN_HYS</sub> 100         200         300           V <sub>EN_PU</sub> 2         2           V <sub>EN_PD</sub> 0         1           I <sub>EN_SO</sub> -50         -50           I <sub>EN_SK</sub> 50	f <sub>S</sub> 500         kHz           t <sub>FR_DLY</sub> 30         ms           Δf <sub>SYNCI</sub> 50         110         %           V <sub>SYNCO</sub> 2.5         V           V <sub>SYNCO_HI</sub> 4.5         V         V           V <sub>SYNCO_LO</sub> 0.5         V           t <sub>SYNCO_FT</sub> 10         ns           V <sub>TRK</sub> 0         1.04         V           V <sub>TRK_OV</sub> 20         40         60         mV           I <sub>TRK</sub> -70         -50         -30         μA           I <sub>TRK_DIS</sub> 6.8         mA           t <sub>SS</sub> 2.2         ms           V <sub>EN_HI</sub> 0.9         1         1.1         V           V <sub>EN_HI</sub> 0.9         1         1.1         V           V <sub>EN_HYS</sub> 100         200         300         mV           V <sub>EN_PD</sub> 0         V           I <sub>EN_SO</sub> -50         uA           I <sub>EN_SK</sub> 50         uA

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.


**Note 3: Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.




### Efficiency at 25°C



Regulator and inductor performance

331201

#### Transient Response: 5A to 10A, at 5A/µs




24Vin to 2.5Vout, Cout = 4 x 100μF Ceramic


331202

Vout (Ch1) = 100mV/Div, lout (Ch4) = 2A/Div, 80us/Div

#### **Short Circuit**




### Output Ripple: 24Vin, 2.5Vout at 10A




Vout = 20mV/Div, 2.0us/Div Cout = 4 x 100µF Ceramic

331204

### **Switching Frequency vs. Load Current**



### Output Ripple: 24Vin, 2.5Vout at 5A




Vout = 20mV/Div, 2.0us/Div

Cout = 4 x 100µF Ceramic




### Load Current vs. Ambient Temperature, 0 LFM



Regulator and inductor performance

331207


### Load Current vs. Ambient Temperature, 200 LFM



Regulator and inductor performance

331208

### Load Current vs. Ambient Temperature, 400 LFM



Regulator and inductor performance

331209



Specifications apply for  $-40^{\circ}\text{C} < \text{T}_{J} < 125^{\circ}\text{C}$ , Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

V <sub>IN_DC</sub> I <sub>IN_DC</sub> I <sub>IN_Short</sub>	8	24 1.49	36	V	Note 7.
I <sub>IN_DC</sub>	8		36	V	Note 7.
		1.49			i e
I <sub>IN_Short</sub>				Α	Vin = 24V, T <sub>C</sub> = 25°C, lout=10A
			20	mA	Note 2.
$I_{Q\_VIN}$		2.0 2.5		mA	Disabled Enabled (no load)
$V_{IN\_SR}$			1	V/µs	Note 2.
$V_{OUT\_DC}$	3.25	3.30	3.36	V	Note 2.
$V_{OUT\_DC}$	2.3	3.3	4.1	V	Note 3. Note 7.
$\Delta V_{OUT}(\Delta V_{IN})$		0.10		%	@25°C, 8V <vin<36v< td=""></vin<36v<>
$\Delta V_{OUT}(\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<10a< td=""></lout<10a<>
V <sub>OUT_AC</sub>		37.5		mVp-p	lout=5A, Cout=4x100μF, 20MHz BW Note 4.
I <sub>OUT_DC</sub>			10	Α	
$I_{OUT\_CL}$		12		Α	
$V_{UVLO\_START}$	7.10	7.60	8.00	V	
$V_{UVLO\_STOP}$	6.80	7.25	7.60	V	
$V_{\text{UVLO\_HYS}}$		0.35		V	
$V_{OVLO\_START}$	36.1	37.6		V	
$V_{OVLO\_STOP}$	37.0	38.4		V	
$V_{OVLO\_HYS}$		0.8		V	
$t_{f\_DLY}$		128		Cycles	Number of the switching freq cycles
$t_f$		500		ns	
$V_{OVP}$		20		%	Above V <sub>OUT</sub>
$T_{OTP}$	130	135	140	°C	Note 2.
T <sub>OTP_HYS</sub>		30		°C	
	I <sub>Q_VIN</sub> V <sub>IN_SR</sub> V <sub>OUT_DC</sub> V <sub>OUT_DC</sub> ΔV <sub>OUT</sub> (ΔV <sub>IN</sub> )  ΔV <sub>OUT</sub> (ΔI <sub>OUT</sub> )  V <sub>OUT_AC</sub> I <sub>OUT_CL</sub> V <sub>UVLO_START</sub> V <sub>UVLO_STOP</sub> V <sub>UVLO_HYS</sub> V <sub>OVLO_HYS</sub> t <sub>f_DLY</sub> T <sub>OTP</sub>	I <sub>Q_VIN</sub>	I <sub>Q_VIN</sub>   2.0   2.5   2.5   V <sub>IN_SR</sub>	IQ_VIN       2.0         VIN_SR       1         VOUT_DC       3.25       3.30       3.36         VOUT_DC       2.3       3.3       4.1         ΔVOUT(ΔVIN)       0.10       0.10         VOUT_AC       37.5       10         IOUT_DC       10       10         IOUT_CL       12         VUVLO_START       7.10       7.60       8.00         VUVLO_STOP       6.80       7.25       7.60         VUVLO_HYS       0.35       0.35         VOVLO_START       36.1       37.6       0.8         VOVLO_HYS       0.8       128         tf_DLY       128       128         tf       500       0.00         VOVP       20       130       135       140         TOTP_HYS       30       135       140	IQ_VIN       2.0       mA         VIN_SR       1       V/μs         VOUT_DC       3.25       3.30       3.36       V         ΔVOUT_DC       2.3       3.3       4.1       V         ΔVOUT(ΔVIN)       0.10       %         ΔVOUT_AC       37.5       mVp-p         IOUT_DC       10       A         IOUT_CL       12       A         VUVLO_START       7.10       7.60       8.00       V         VUVLO_STOP       6.80       7.25       7.60       V         VOVLO_HYS       0.35       V         VOVLO_START       36.1       37.6       V         VOVLO_HYS       0.8       V         VOVLO_HYS       0.8       V         Tf_DLY       128       Cycles         tf       500       ns         VOVP       20       %         TOTP_HYS       30       °C

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Timing	•	1	•	•		_
Switching Frequency	f <sub>S</sub>		650		kHz	Note 6.
Fault Restart Delay	t <sub>FR_DLY</sub>		30		ms	
Sync In (SYNCI)						
Synchronization Frequency Range	$\Delta f_{SYNCI}$	50		110	%	Relative to set switching frequency. Note 3.
SYNCI Threshold	$V_{SYNCI}$		2.5		V	
Sync Out (SYNCO)						
SYNCO High	V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
SYNCO Low	$V_{SYNCO\_LO}$			0.5	V	Sink 1mA
SYNCO Rise Time	t <sub>SYNCO_RT</sub>		10		ns	20pF load
SYNCO Fall Time	t <sub>SYNCO_FT</sub>		10		ns	20pF load
Soft Start And Tracking	Т	•	•		•	
TRK Active Input Range	V <sub>TRK</sub>	0		1.04	V	
TRK Max Output Voltage			1.2		V	
TRK Disable Threshold	V <sub>TRK_OV</sub>	20	40	60	mV	
Charge Current (Soft – Start)	I <sub>TRK</sub>	-70	-50	-30	μΑ	
Discharge Current (Fault)	I <sub>TRK_DIS</sub>		6.8		mA	
Soft-Start Time	t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
Enable						
High Threshold	V <sub>EN_HI</sub>	0.9	1	1.1	٧	
Low Threshold	V <sub>EN_LO</sub>	0.7	0.8	0.9	٧	
Threshold Hysteresis	V <sub>EN_HYS</sub>	100	200	300	mV	
Enable Pull-Up Voltage (floating, unfaulted)	V <sub>EN_PU</sub>		2		V	
Enable Pull-Down Voltage (floating, faulted)	$V_{EN\_PD}$		0		V	
Source Current	I <sub>EN_SO</sub>		-50		uA	
Sink Current  Note 1: All parameters reflect regulator and ind	I <sub>EN_SK</sub>		50		uA	nay be limited and other

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Rev 1.5

06/2013


Note 5: Refer to Load Current vs. Ambient Temperature curves.

Note 6: Refer to Switching Frequency vs. Load current curves.

Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.




### Efficiency at 25°C



Regulator and inductor performance


330101

#### Transient Response: 2A to 7A, at 5A/μs




Cout =  $4 \times 100 \mu F$  Ceramic

### **Short Circuit**




## Output Ripple: 24Vin, 3.3Vout at 10A




Vout = 50mV/Div, 2.0us/Div Cout = 4 x 100µF Ceramic

330104

### **Switching Frequency vs. Load Current**




Output Ripple: 24Vin, 3.3Vout at 5A



Cout =  $4 \times 100 \mu F$  Ceramic




### Load Current vs. Ambient Temperature, 0 LFM



Regulator and inductor performance

330107


### Load Current vs. Ambient Temperature, 200 LFM



Regulator and inductor performance

330108

### Load Current vs. Ambient Temperature, 400 LFM



Regulator and inductor performance

330109



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Input Specifications			•	l	•	
Input Voltage	V <sub>IN_DC</sub>	8	24	36	V	Note 7.
Input Current	I <sub>IN_DC</sub>		2.23		Α	Vin = 24V, T <sub>C</sub> = 25°C, lout=10A
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.
Input Quiescent Current	I <sub>Q_VIN</sub>		2.0 2.5		mA	Disabled Enabled (no load)
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.
Output Specifications						
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	4.93	5.00	5.07	V	Note 2.
Output Voltage Trim Range		3.3		6.5	V	Note 3. Note 7.
Line Regulation	$\Delta V_{OUT}(\Delta V_{IN})$		0.10		%	@25°C, 8V <vin<36v< td=""></vin<36v<>
Load Regulation	$\Delta V_{OUT}(\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<10a< td=""></lout<10a<>
Output Voltage Ripple	V <sub>OUT_AC</sub>		30		mVp-p	Iout=5A, Cout=4x47μF 20MHz BW Note 4.
Continuous Output Current Range	I <sub>OUT_DC</sub>			10	Α	Note 5. Note 7.
Current Limit	I <sub>OUT_CL</sub>		12		Α	
Protection						
VIN UVLO Start Threshold	$V_{UVLO\_START}$	7.10	7.60	8.00	V	
VIN UVLO Stop Threshold	$V_{\text{UVLO\_STOP}}$	6.80	7.25	7.60	V	
VIN UVLO Hysteresis	$V_{\text{UVLO\_HYS}}$		0.35		V	
VIN OVLO Start Threshold	V <sub>OVLO_START</sub>	36.1	37.6		V	
VIN OVLO Stop Threshold	$V_{OVLO\_STOP}$	37.0	38.4		V	
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V	
VIN UVLO/OVLO Fault Delay Time	t <sub>f_DLY</sub>		128		Cycles	Number of the switching freq cycles
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns	
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above Vout
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C	
, , , , , , , , , , , , , , , , , , , ,					t capability	may be limited and other

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 3mA. Regulator must be disabled if Vin-Vout is less than 1V.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=200nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Timing	•		•	•	•	
Switching Frequency	f <sub>S</sub>		1.0		MHz	Note 6.
Fault Restart Delay	t <sub>FR_DLY</sub>		30		ms	
Sync In (SYNCI)						
Synchronization Frequency Range	Δf <sub>SYNCI</sub>	50		110	%	Relative to set switching frequency. Note 3.
SYNCI Threshold	$V_{SYNCI}$		2.5		V	
Sync Out (SYNCO)						
SYNCO High	V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
SYNCO Low	V <sub>SYNCO_LO</sub>			0.5	V	Sink 1mA
SYNCO Rise Time	t <sub>SYNCO_RT</sub>		10		ns	20pF load
SYNCO Fall Time	t <sub>SYNCO_FT</sub>		10		ns	20pF load
Soft Start And Tracking	T .	1				-
TRK Active Input Range	V <sub>TRK</sub>	0		1.04	V	
TRK Max Output Voltage			1.2		V	
TRK Disable Threshold	V <sub>TRK_OV</sub>	20	40	60	mV	
Charge Current (Soft – Start)	I <sub>TRK</sub>	-70	-50	-30	μΑ	
Discharge Current (Fault)	I <sub>TRK_DIS</sub>		6.8		mA	
Soft-Start Time	t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
Enable						
High Threshold	V <sub>EN_HI</sub>	0.9	1	1.1	V	
Low Threshold	V <sub>EN_LO</sub>	0.7	0.8	0.9	V	
Threshold Hysteresis	V <sub>EN_HYS</sub>	100	200	300	mV	
Enable Pull-Up Voltage (floating, unfaulted)	V <sub>EN_PU</sub>		2		V	
Enable Pull-Down Voltage (floating, faulted)	V <sub>EN_PD</sub>		0		V	
Source Current	I <sub>EN_SO</sub>		-50		uA	
Sink Current	I <sub>EN_SK</sub>		50		uA	nay be limited and other

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.


Rev 1.5

06/2013

**Note 5:** Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 3mA. Regulator must be disabled if Vin-Vout is less than 1V.




### Efficiency at 25°C



Regulator and inductor performance


330201

### Transient Response: 2A to 7A, at 5A/μs




Cout = 4 X 47uF Ceramic

### **Short Circuit Test**




Output Ripple: 24Vin, 5.0Vout at 10A




Vout = 50mV/Div, 1.0us/Div

Cout = 4 x 47µF Ceramic

### **Switching Frequency vs. Load Current**




Output Ripple: 24Vin, 5.0Vout at 5A



Cout = 4 X 47uF Ceramic




### Load Current vs. Ambient Temperature, 0 LFM



Regulator and inductor performance

330207


### Load Current vs. Ambient Temperature, 200 LFM



Regulator and inductor performance

330208

### Load Current vs. Ambient Temperature, 400 LFM



Regulator and inductor performance

330209



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=230nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Input Specifications			•	•	•	
Input Voltage	V <sub>IN_DC</sub>	17.4	24	36	V	Note 7.
Input Current	I <sub>IN_DC</sub>		4.15		Α	Vin = 24V, T <sub>C</sub> = 25°C, lout=8A
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.
Input Quiescent Current	I <sub>Q_VIN</sub>		2.0 2.5		mA	Disabled Enabled (no load)
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.
Output Specifications						
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	11.82	12.0	12.18	V	Note 2.
Output Voltage Trim Range	V <sub>OUT_DC</sub>	6.5	12	13.0	V	Note 3. Note 7.
Line Regulation	$\Delta V_{OUT}(\Delta V_{IN})$		0.10		%	@25°C, 17.4V <vin<36v< td=""></vin<36v<>
Load Regulation	$\Delta V_{OUT}(\Delta I_{OUT})$		0.10		%	@25°C, 0.5A <lout<8a< td=""></lout<8a<>
Output Voltage Ripple	V <sub>OUT_AC</sub>		60		mVp-p	lout=4A, Cout=4x22μF, 20MHz BW Note 4.
Continuous Output Current Range	I <sub>OUT_DC</sub>			8	Α	Note 5.
Current Limit	I <sub>OUT_CL</sub>		9		Α	
Protection						
VIN UVLO Start Threshold	$V_{UVLO\_START}$	15.80	16.60	17.40	V	
VIN UVLO Stop Threshold	$V_{UVLO\_STOP}$	15.00	15.80	16.60	V	
VIN UVLO Hysteresis	$V_{\text{UVLO\_HYS}}$		0.8		V	
VIN OVLO Start Threshold	$V_{OVLO\_START}$	36.1	37.6		V	
VIN OVLO Stop Threshold	$V_{OVLO\_STOP}$	37.0	38.4		V	
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V	
VIN UVLO/OVLO Fault Delay Time	$t_{f\_DLY}$		128		Cycles	Number of the switching freq cycles
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns	
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above Vout
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C	
Note 1: All parameters reflect regulator and indu	N	ote 3: Outr	ut current	capability n	nay be limited and other	

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=230nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Timing	•	1				
Switching Frequency	f <sub>S</sub>		1.4		MHz	Note 6.
Fault Restart Delay	t <sub>FR_DLY</sub>		30		ms	
Sync In (SYNCI)						
Synchronization Frequency Range	$\Delta f_{\text{SYNCI}}$	50		110	%	Relative to set switching frequency. Note 3.
SYNCI Threshold	$V_{SYNCI}$		2.5		V	
Sync Out (SYNCO)						
SYNCO High	V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
SYNCO Low	V <sub>SYNCO_LO</sub>			0.5	V	Sink 1mA
SYNCO Rise Time	t <sub>SYNCO_RT</sub>		10		ns	20pF load
SYNCO Fall Time	t <sub>SYNCO_FT</sub>		10		ns	20pF load
Soft Start And Tracking	•	1				
TRK Active Input Range	V <sub>TRK</sub>	0		1.04	V	
TRK Max Output Voltage			1.2		V	
TRK Disable Threshold	V <sub>TRK_OV</sub>	20	40	60	mV	
Charge Current (Soft – Start)	I <sub>TRK</sub>	-70	-50	-30	μΑ	
Discharge Current (Fault)	I <sub>TRK_DIS</sub>		6.8		mA	
Soft-Start Time	t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
Enable						
High Threshold	V <sub>EN_HI</sub>	0.9	1	1.1	V	
Low Threshold	V <sub>EN_LO</sub>	0.7	0.8	0.9	V	
Threshold Hysteresis	V <sub>EN_HYS</sub>	100	200	300	mV	
Enable Pull-Up Voltage (floating, unfaulted)	V <sub>EN_PU</sub>		2		V	
Enable Pull-Down Voltage (floating, faulted)	V <sub>EN_PD</sub>		0		V	
Source Current	I <sub>EN_SO</sub>		-50		uA	
Sink Current  Note 1: All parameters reflect regulator and ind	I <sub>EN_SK</sub>		50		uA	nay be limited and other

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Gutput hippie piots.


Note 5: Refer to Load Current vs. Ambient Temperature curves.

Note 6: Refer to Switching Frequency vs. Load current curves.

Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.




### Efficiency at 25°



Regulator and inductor performance


330301

### Transient Response: 4A to 8A, at 5A/µs




24Vin to 12.0Vout Cout = 4 X 22uF Ceramic 330302

### **Short Circuit Test**




Output Ripple: Vin = 24V, Vout = 12V at 8A




Vout = 50mV/Div, 1.0us/Div Cout = 4 X 22uF Ceramic 330304

### **Switching Frequency vs. Load Current**



Output Ripple: Vin = 24V, Vout = 12V at 4A




Vout = 50mV/Div, 1.0us/Div

Cout = 4 X 22uF Ceramic



330306


### Load Current vs. Ambient Temperature, 0 LFM



Regulator and inductor performance

330307


### Load Current vs. Ambient Temperature, 200 LFM



Regulator and inductor performance

330308

### Load Current vs. Ambient Temperature, 400 LFM



Regulator and inductor performance

330309



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=230nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Input Specifications						
Input Voltage	V <sub>IN_DC</sub>	20.4	24	36	V	Note 7.
Input Current	I <sub>IN_DC</sub>		5.15		Α	Vin = 24V, T <sub>C</sub> = 25°C, lout=8A
Input Current At Output Short (fault condition duty cycle)	I <sub>IN_Short</sub>			20	mA	Note 2.
Input Quiescent Current	I <sub>Q_VIN</sub>		2 2.5		mA	Disabled Enabled (no load)
Input Voltage Slew Rate	$V_{IN\_SR}$			1	V/µs	Note 2.
Output Specifications						
Output Voltage Total Regulation	V <sub>OUT_DC</sub>	14.78	15.0	15.23	V	Note 2.
Output Voltage Trim Range		10.0	15	16	V	Note 3. Note 7.
Line Regulation	$\Delta V_{OUT}(\Delta V_{IN})$		0.1		%	@25°C, 20.4V <vin<36v< td=""></vin<36v<>
Load Regulation	$\Delta V_{OUT}(\Delta I_{OUT})$		0.1		%	@25°C, 0.5A <lout<8a< td=""></lout<8a<>
Output Voltage Ripple	V <sub>OUT_AC</sub>		60		mVp-p	lout=4A, Cout=4x22μF, 20MHz BW Note 4.
Continuous Output Current Range	I <sub>OUT_DC</sub>			8	Α	Note 5. Note 7.
Current Limit	I <sub>OUT_CL</sub>		9		Α	
Protection						
VIN UVLO Start Threshold	$V_{UVLO\_START}$	18.4	19.4	20.4	V	
VIN UVLO Stop Threshold	$V_{UVLO\_STOP}$	17.4	18.4	19.4	V	
VIN UVLO Hysteresis	$V_{\text{UVLO\_HYS}}$		1.0		V	
VIN OVLO Start Threshold	V <sub>OVLO_START</sub>	36.1	37.6		V	
VIN OVLO Stop Threshold	V <sub>OVLO_STOP</sub>	37.0	38.4		V	
VIN OVLO Hysteresis	V <sub>OVLO_HYS</sub>		0.8		V	
VIN UVLO/OVLO Fault Delay Time	t <sub>f_DLY</sub>		128		Cycles	Number of the switching freq cycles
VIN UVLO/OVLO Response Time	t <sub>f</sub>		500		ns	
Output Over Voltage Protection	V <sub>OVP</sub>		20		%	Above Vout
Over-Temperature Fault Threshold	T <sub>OTP</sub>	130	135	140	°C	Note 2.
Over-Temperature Restart Hysteresis	T <sub>OTP_HYS</sub>		30		°C	
Note 1: All parameters reflect regulator and indu	N	lote 3: Out	put current	capability r	nay be limited and other	

**Note 1:** All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value. **Note 2:** Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.

Note 5: Refer to Load Current vs. Ambient Temperature curves. Note 6: Refer to Switching Frequency vs. Load current curves. Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.



Specifications apply for -40°C <  $T_J$  < 125°C, Vin =24V, L1=230nH (Note 1) unless other conditions are noted.

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Timing	•	1		l		
Switching Frequency	f <sub>S</sub>		1.5		MHz	Note 6.
Fault Restart Delay	t <sub>FR_DLY</sub>		30		ms	
Sync In (SYNCI)						
Synchronization Frequency Range	$\Delta f_{SYNCI}$	50		110	%	Relative to set switching frequency. Note 3.
SYNCI Threshold	$V_{SYNCI}$		2.5		V	
Sync Out (SYNCO)						
SYNCO High	V <sub>SYNCO_HI</sub>	4.5			V	Source 1mA
SYNCO Low	V <sub>SYNCO_LO</sub>			0.5	V	Sink 1mA
SYNCO Rise Time	t <sub>SYNCO_RT</sub>		10		ns	20pF load
SYNCO Fall Time	t <sub>SYNCO_FT</sub>		10		ns	20pF load
Soft Start And Tracking	Т	1		l		-
TRK Active Input Range	V <sub>TRK</sub>	0		1.04	V	
TRK Max Output Voltage			1.2		V	
TRK Disable Threshold	V <sub>TRK_OV</sub>	20	40	60	mV	
Charge Current (Soft – Start)	I <sub>TRK</sub>	-70	-50	-30	μΑ	
Discharge Current (Fault)	I <sub>TRK_DIS</sub>		6.8		mA	
Soft-Start Time	t <sub>ss</sub>		2.2		ms	C <sub>TRK</sub> = 0uF
Enable						
High Threshold	V <sub>EN_HI</sub>	0.9	1	1.1	V	
Low Threshold	V <sub>EN_LO</sub>	0.7	0.8	0.9	V	
Threshold Hysteresis	V <sub>EN_HYS</sub>	100	200	300	mV	
Enable Pull-Up Voltage (floating, unfaulted)	V <sub>EN_PU</sub>		2		V	
Enable Pull-Down Voltage (floating, faulted)	$V_{EN\_PD}$		0		V	
Source Current	I <sub>EN_SO</sub>		-50		uA	
Sink Current  Note 1: All parameters reflect regulator and ind	I <sub>EN_SK</sub>		50		uA	nay be limited and other

Note 1: All parameters reflect regulator and inductor system performance. Measurements were made using a standard PI33XX-X0 evaluation board with 3x4" dimensions and 4 layer, 2oz copper. Refer to inductor pairing table within Application Description section for specific inductor manufacturer and value.

Note 2: Regulator is assured to meet performance specifications by design, test correlation, characterization, and/or statistical process control.

**Note 3:** Output current capability may be limited and other performance may vary from electrical characteristics when switching frequency or Vout is modified.

Note 4: Refer to Output Ripple plots.


Note 5: Refer to Load Current vs. Ambient Temperature curves.

Note 6: Refer to Switching Frequency vs. Load current curves.

Note 7: Vin-Vout must be 5V or more to avoid a minimum load requirement of 1mA. Regulator must be disabled if Vin-Vout is less than 1V.



### Efficiency at 25°C



Regulator and inductor performance


Transient Response: 2A to 6A, at 5A/μs




Cout =  $4x22\mu$ F Ceramic

330501

**Short circuit test** 




Output Ripple: 24Vin, 15Vout at 8A




Vout = 100mV/Div, 1us/Div

Cout =  $4x22\mu$ F Ceramic

**Switching Frequency vs. Load Current** 



Output Ripple: 24Vin, 15Vout at 4A




Vout = 100mV/Div, 1us/Div

Cout =  $4x22\mu$ F Ceramic




### Load Current vs. Ambient Temperature, 0 LFM



Regulator and inductor performance

330507


#### Load Current vs. Ambient Temperature, 200 LFM



Regulator and inductor performance

330508

### Load Current vs. Ambient Temperature, 400 LFM



Regulator and inductor performance

330509



## **Functional Description**

The PI33XX-X0 is a family of highly integrated ZVS-Buck regulators. The PI33XX-X0 has a set output voltage that is trimmable within a prescribed range shown in Table 1. Performance and maximum output current are characterized with a specific external power inductor (see Table 5).




Figure 2 - ZVS-Buck with required components

For basic operation, Figure 2 shows the connections and components required. No additional design or settings are required.

### **ENABLE (EN)**

EN is the enable pin of the converter. The EN Pin is referenced to SGND and permits the user to turn the regulator on or off. The EN default polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the converter output is enabled. Pulling EN pin below 0.8 Vdc with respect to SGND will disable the regulator output.

The EN input polarity can be programmed (PI33XX-20 device versions only) via the I<sup>2</sup>C data bus. When the EN pin polarity is programmed for negative logic assertion; and if the EN pin is left floating, the regulator output is enabled. Pulling the EN pin above 1.0 Vdc with respect to SGND, will disable the regulator output.

#### **Remote Sensing**

An internal  $100\Omega$  resistor is connected between REM pin and VOUT pin to provide regulation when the REM connection is broken. Referring to Figure 2, it is important to note that L1 and Cout are the output filter and the local sense point for the power supply output. As such, the REM pin should be connected at Cout as the default local sense connection unless

remote sensing to compensate additional distribution losses in the system. The REM pin should not be left floating.

#### **Switching Frequency Synchronization**

The SYNCI input allows the user to synchronize the controller switching frequency by an external clock referenced to SGND. The external clock can synchronize the unit between 50% and 110% of the preset switching frequency ( $f_s$ ). For PI33XX-20 device versions only, the phase delay can be programmed via I²C bus with respect to the clock applied at the SYNCI pin, as determined by the main switching frequency  $f_s$ . Phase delay allows PI33XX-20 regulators to be paralleled and operate in an interleaving mode.

The PI33XX-X0 default for SYNCI is to sync with respect to the falling edge of the applied clock providing 180° phase shift from SYNCO. This allows for the paralleling of two PI33XX-X0 devices without the need for further user programming or external sync clock circuitry. The user can change the SYNCI polarity to sync with the external clock rising edge via the I<sup>2</sup>C data bus (PI33XX-20 device versions only).

When using the internal oscillator, the SYNCO pin provides a 5V clock that can be used to sync other regulators. Therefore, one PI33XX-X0 can act as the lead regulator and have additional PI33XX-X0s running in parallel and interleaved.

#### **Soft-Start**

The PI33XX-X0 includes an internal soft-start capacitor to control the rate of rise of the output voltage. See Electrical Characteristics for the default value. Connecting an external capacitor from the TRK pin to SGND will increase the start-up ramp period. See, "Soft Start Adjustment and Track," in the Applications Description section for more details.

#### **Output Voltage Trim**

The PI33XX-XO output voltage can be trimmed up from the preset output by connecting a resistor from ADJ pin to SGND and can be trimmed down by connecting a resistor from ADJ pin to VOUT. The



Table 2 defines the voltage ranges for the PI33XX-X0 family.

Device	Ou	itput Voltage
Device	Set	Range
PI3311-X0-LGIZ	1.0V	1.0 to 1.4V
PI3318-X0-LGIZ	1.8V	1.4 to 2.0V
PI3312-X0-LGIZ	2.5V	2.0 to 3.1V
PI3301-X0-LGIZ	3.3V	2.3 to 4.1V
PI3302-X0-LGIZ	5.0V	3.3 to 6.5V
PI3303-X0-LGIZ	12V	6.5 to 13.0V
PI3305-X0-LGIZ	15V	10.0 to 16.0V

Table 2 - PI33XX-X0 family output voltage ranges.

#### **Output Current Limit Protection**

PI33XX-X0 has two methods implemented to protect from output short or over current condition.

**Slow Current Limit protection**: prevents the output load from sourcing current higher than the regulator's maximum rated current. If the output current exceeds the Current Limit ( $I_{OUT\_CL}$ ) for 1024us, a slow current limit fault is initiated and the regulator is shutdown which eliminates output current flow. After Fault Restart Delay ( $t_{FR\_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

Fast Current Limit protection: PI33XX-X0 monitors the regulator inductor current pulse-by-pulse to prevent the output from supplying very high current due to sudden low impedance short (50A Typical). If the regulator senses a high inductor current pulse, it will initiate a fault and stop switching until Fault Restart Delay ends and then initiate a soft-start cycle.

Both the Fast and Slow current limit faults are stored in a Fault Register and can be read and cleared (PI33XX-20 device versions only) via I<sup>2</sup>C data bus.

#### **Input Under-Voltage Lockout**

If VIN falls below the input Under Voltage Lockout (UVLO) threshold, but remains high enough to power the internal bias supply, the PI33XX-XO will complete the current cycle and stop switching. If VIN recovers

within 128 switching cycles, the PI33XX-X0 will resume normal operation. If this time limit is exceeded, the system will enter a low power state and initiate a fault. The system will restart once the input voltage is reestablished and after the Fault Restart Delay. A UVLO fault is stored in a Fault Register and can be read and cleared (PI33XX-20 device versions only) via I<sup>2</sup>C data bus.

#### **Input Over Voltage Lockout**

If VIN exceeds the input Over Voltage Lockout (OVLO) threshold (V<sub>OVLO</sub>), while the controller is running, the PI33XX-X0 will complete the current cycle and stop switching. If VIN recovers within 128 switching cycles, the PI33XX-X0 will resume normal operation. Otherwise, the system will enter a low power state and sets an OVLO fault. The system will resume operation after the Fault Restart Delay. The OVLO fault is stored in a Fault Register and can be read and cleared (PI33XX-20 device versions only) via I<sup>2</sup>C data bus.

#### **Output Over Voltage Protection**

The PI33XX-X0 family is equipped with output Over Voltage Protection (OVP) to prevent damage to input voltage sensitive devices. If the output voltage exceeds 20% of its set regulated value, the regulator will complete the current cycle, stop switching and issue an OVP fault. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay. The OVP fault is stored in a Fault Register and can be read and cleared (PI33XX-20 device versions only) via I<sup>2</sup>C data bus.

#### **Over Temperature Protection**

The internal package temperature is monitored to prevent internal components from reaching their thermal maximum. If the Over Temperature Protection Threshold (OTP) is exceeded ( $T_{OTP}$ ), the regulator will complete the current switching cycle, enter a low power mode, set a fault flag, and will soft-start when the internal temperature falls below Over-Temperature Restart Hysteresis ( $T_{OTP\_HYS}$ ). The OTP fault is stored in a Fault Register and can be



read and cleared (PI33XX-20 device versions only) via I<sup>2</sup>C data bus.

#### Pulse Skip Mode (PSM)

PI33XX-X0 features a PSM to achieve high efficiency at light loads. The regulators are setup to skip pulses if EAO falls below a PSM threshold. Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave PSM once the EAO rises above the Skip Mode threshold.

#### **Variable Frequency Operation**

Each PI33XX-XO is preprogrammed to a base operating frequency, with respect to the power stage inductor (see Table 5), to operate at peak efficiency across line and load variations. At low line and high load applications, the base frequency will decrease to accommodate these extreme operating ranges. By stretching the frequency, the ZVS operation is preserved throughout the total input line voltage range therefore maintaining optimum efficiency.

#### **Parallel Operation**

Paralleling modules can be used to increase the output current capability of a single power rail and reduce output voltage ripple.




Figure 3 - PI33XX-X0 parallel operation

The PI33XX-XO default for SYNCI is to sync with respect to the falling edge of the applied clock providing 180° phase shift from SYNCO. This allows for the paralleling of two PI33XX-XO devices without the need for further user programming or external sync clock circuitry. The user can change the SYNCI polarity to sync with the external clock rising edge via the I2C data bus (PI33XX-20 device versions only).

By connecting the EAO pins and SGND pins of each module together the units will share the current equally. When the TRK pins of each unit are connected together, the units will track each other during soft-start and all unit EN pins have to be released to allow the units to start (See Figure 3). Also, any fault event in any regulator will disable the other regulators. The two regulators will be out of phase with each other reducing output ripple (refer to Switching Frequency Synchronization).

To provide synchronization between regulators over the entire operational frequency range, the Parallel Good (PGD) pin must be connected to the lead regulator's (#1) SYNCI pin and a 2.5k $\Omega$  Resistor, R1, must be placed between SYNCO (#2) return and the lead regulator's SYNCI (#1) pin, as shown in Figure 3. In this configuration, at system soft-start, the PGD pin pulls SYNCI low forcing the lead regulator to initialize the open-loop startup synchronization. Once the regulators reach regulation, SYNCI is released and the system is now synchronized in a closed-loop configuration which allows the system to adjust, on the fly, when any of the individual regulators begin to enter variable frequency mode in the loop.

Multi-phasing three regulators is possible (PI33XX-20 only) with no change to the basic single-phase design. For more information about how to program phase delays within the regulator, please refer to Picor application note *PI33XX-2X Multi-Phase Design Guide*.

### I<sup>2</sup>C Interface Operation

PI33XX-20 devices provide an 1<sup>2</sup>C digital interface that enables the user to program the EN pin polarity (from high to low assertion) and switching frequency



synchronization phase/delay. These are one time programmable options to the device.

Also, the PI33XX-20 devices allow for dynamic Vout margining via I<sup>2</sup>C that is useful during development (settings stored in volatile memory only and not retained by the device). The PI33XX-20 also have the option for fault telemetry including:

- Fast/Slow current limit
- Output voltage high
- Input overvoltage
- Input undervoltage
- Over temperature protection

For more information about how to utilize the I<sup>2</sup>C interface please refer to Picor application note PI33XX-2X I<sup>2</sup>C Digital Interface Guide.

## **Application Description**

### **Output Voltage Trim**

The PI33XX-X0 family of Buck Regulators provides seven common output voltages: 1.0V, 1.8V, 2.5V, 3.3V, 5.0V, 12V and 15V. A post-package trim step is implemented to offset any resistor divider network errors ensuring maximum output accuracy. With a single resistor connected from the ADJ pin to SGND or REM, each device's output can be varied above or below the nominal set voltage (with the exception of the PI3311-X0 which can only be above the set voltage of 1V).

Device	Out	put Voltage
Device	Set	Range
PI3311-X0-LGIZ	1.0V	1.0 to 1.4V
PI3318-X0-LGIZ	1.8V	1.4 to 2.0V
PI3312-X0-LGIZ	2.5V	2.0 to 3.1V
PI3301-X0-LGIZ	3.3V	2.3 to 4.1V
PI3302-X0-LGIZ	5.0V	3.3 to 6.5V
PI3303-X0-LGIZ	12V	6.5 to 13.0V
PI3305-X0-LGIZ	15V	10.0 to 16.0V

Table 3 - PI33XX-X0 family output voltage ranges

The remote pin (REM) should always be connected to the VOUT pin, if not used, to prevent an output

voltage offset. Figure 4 shows the internal feedback voltage divider network.




Figure 4 - Internal resistor divider network

R1, R2, and R4 are all internal 1.0 % resistors and R\_low and R\_high are external resistors for which the designer can add to modify VOUT to a desired output. The internal resistor value for each regulator is listed below in Table 4.

Device	R1	R2	R4
PI3311-X0-LGIZ	1k	Open	100
PI3318-X0-LGIZ	0.806K	1.0k	100
PI3312-X0-LGIZ	1.5k	1.0k	100
PI3301-X0-LGIZ	2.61k	1.13k	100
PI3302-X0-LGIZ	4.53k	1.13k	100
PI3303-X0-LGIZ	11.0k	1.0k	100
PI3305-X0-LGIZ	14.0k	1.0k	100

Table 4 - PI33XX-X0 Internal divider values

By choosing an output voltage value within the ranges stated in Table 3, VOUT can simply be adjusted up or down by selecting the proper R\_high or R\_low value, respectively. The following equations can be used to calculate R\_high and R\_low values:

$$R_{high} = \frac{1}{\frac{(Vout - 1)}{R1} - \left(\frac{1}{R2}\right)} \tag{1}$$

$$R_{low} = \frac{1}{\frac{1}{R2(Vout - 1)} - \left(\frac{1}{R1}\right)} \tag{2}$$



If, for example, a 4.0V output is needed, the user should choose the regulator with a trim range covering 4.0V from Table 3. For this example, the PI3301 is selected (3.3V set voltage). First step would be to use Equation (1) to calculate R\_high since the required output voltage is higher than the regulator set voltage. The resistor-divider network values for the PI3301 are can be found in Table 4 and are R1=2.61k $\Omega$  and R2=1.13k $\Omega$ . Inserting these values in to Equation (1), R\_high is calculated as follows:

$$3.78k = \frac{1}{\frac{(4.0-1)}{2.61k} - \left(\frac{1}{1.13k}\right)}$$

Resistor R-high would be connected as in Figure 4 to achieve the 4.0V regulator output. No R\_low resistor would be used since in this example the trim is above the regulator set voltage.

The PI3311-X0 output voltage can only be trimmed higher than the factory 1V setting. The following equation (3) can be used calculate  $R_{\text{high}}$  values for the PI3311-X0 regulators.

$$R_{high(1V)} = \frac{1}{\underbrace{(Vout - 1)}_{P1}} \tag{3}$$

#### **Soft-Start Adjust and Tracking**

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an internal capacitor and a fixed charge current to provide a Soft-Start Time  $t_{SS}$  for all PI33XX-X0 regulators. By adding an additional external capacitor to the TRK pin, the soft-start time can be increased further. The following equation can be used to calculate the proper capacitor for a desired soft-start times:

$$C_{TRK} = (t_{TRK} \times I_{TRK}) - 100 \times 10^{-9},$$

Where,  $t_{TRK}$  is the soft-start time and  $I_{TRK}$  is a 50uA internal charge current (see Electrical Characteristics for limits).

There is typically either proportional or direct tracking implemented within a design. For proportional tracking between several regulators at startup, simply connect all PI33XX-X0 device TRK pins together. This type of tracking will force all connected regulators to startup and reach regulation at the same time (see Figure 5 (a)).




Figure 5 - PI33XX-X0 tracking methods

For Direct Tracking, choose the PI33XX-X0 with the highest output voltage as the master and connect the master to the TRK pin of the other PI33XX-X0 regulators through a divider (Figure 6) with the same ratio as the slave's feedback divider (see Table 4 for values).




Figure 6 - Voltage divider connections for direct tracking

All connected PI33XX-X0 regulator soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 5 (b). All tracking regulators should have their Enable (EN) pins connected together to work properly.

#### **Inductor Pairing**

The PI33XX-X0 utilizes an external inductor. This inductor has been optimized for maximum efficiency performance. Table 5 details the specific inductor value and part number utilized for each PI33XX-X0 device and are available from either Picor or Cooper Bussman Coiltronics accordingly.



Device	Inductor [nH]	Inductor Part Number	Manufacturer
PI3311-X0	125	PI60-04-FPIZ	Picor
PI3318-X0	150	PI60-05-FPIZ	Picor
PI3312-X0	200	FPT705-200-R	Coiltronics
PI3301-X0	200	FPT705-200-R	Coiltronics
PI3302-X0	200	FPT705-200-R	Coiltronics
PI3303-X0	230	FPT705-230-R	Coiltronics
PI3305-X0	230	FPT705-230-R	Coiltronics

Table 5 - PI33XX-X0 Inductor pairing

### **Thermal Derating**

Thermal de-rating curves are provided that are based on component temperature changes versus load current, input voltage and air flow. It is recommended to use these curves as a guideline for proper thermal de-rating. These curves represent the entire system and are inclusive to both the Picor regulator and the external inductor. Maximum thermal operation is limited by either the MOSFETs or inductor depending upon line and load conditions.

Thermal measurements were made using a standard PI33XX-X0 Evaluation board which is 3x4 inches in area and uses 4-layer, 2oz copper. Thermal measurements were made on the three main power devices, the two internal MOSFETs and the external inductor, with air flows of 0, 200, and 400 LFM.



#### **Filter Considerations**

The PI33XX-X0 requires input bulk storage capacitance as well as low impedance ceramic X5R input capacitors to ensure proper start up and high frequency decoupling for the power stage. The PI33XX-X0 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET is conducting. During the time the high side MOSFET is off, they are replenished from the bulk capacitor. If the input impedance is high at the switching frequency of the converter, the bulk capacitor must supply all of the average current into the converter, including replenishing the ceramic capacitors. This value has been chosen to be  $100\mu F$  so that the PI33XX-X0 can

start up into a full resistive load and supply the output capacitive load with the default minimum soft start capacitor when the input source impedance is 50 Ohms at 1MHz. The ESR for this capacitor should be approximately  $20m\Omega$ . The RMS ripple current in this capacitor is small, so it should not be a concern if the input recommended ceramic capacitors are used. Table 6 shows the recommended input and output capacitors to be used for the various models as well as expected transient response, RMS ripple currents per capacitor, and input and output ripple voltages. Table 7 includes the recommended input and output ceramic capacitors.

Device	V <sub>IN</sub> (V)	I <sub>LOAD</sub>	C <sub>INPUT</sub> Bulk Elec.	C <sub>INPUT</sub> Ceramic X5R	С <sub>оитрит</sub> Ceramic X5R	C <sub>INPUT</sub> Ripple Current	С <sub>оитрит</sub> Ripple Current	Input Ripple (mVpp)	Output Ripple (mVpp)	Transient Deviation (mVpk)	Recovery Time (μs)	Load Step (A)
						(I <sub>RMS</sub> )	(I <sub>RMS)</sub>					(Slew/μs)
PI3311	24	10	100μF		8X100μF	0.5	0.0	120	20	/: 40	40	5
		5	50V	4X4.7μF 50V	2X1 μF 1X0.1 μF	0.5	0.8	100	15	-/+40	40	(5A/μs)
PI3318	24	10	100μF	300	6X100μF			120	20			5
L13310	24		50V	4X4.7μF	2X1 μF	0.5 0.8			-/+40	40	(5A/μs)	
		5		50V	1X0.1 μF			100	15			(5/ γ μ5)
PI3312	24	10	100μF 50V	4X4.7μF	4X100μF 2X1 μF	1	1.75	150	50	-/+80	25	5
		5	300		2Χ1 μι 1Χ0.1 μF	_		100	24	,		(10A/µs)
PI3301		10	100μF		4X100μF			200	40			5
	24		50V	4X4.7μF	2X1 μF	1.05	1.625			-/+100	20	(10A/µs)
		5	301		1X0.1 μF			125	33			(10/ (μ3)
PI3302	24	10	100μF 50V	4X4.7μF	4X47μF 2X1 μF	1.2	1.5	220	50	-/+170	30	5
		5	30 V		2Χ1 μι 1Χ0.1 μF			140	30	, =: -		(5A/μs)
PI3303	24	8	100μF	4X4.7μF	4X22μF			275	100			4
1 13303		,	50V	17.1.7 μι	2X1 μF	1.3	1.36	_		-/+300	30	(10A/μs)
		4			1X0.1 μF			150	60			(10Α/μ3)
PI3305	24	8	100μF 50V	4X4.7μF	4X22μF 2X1 μF	1.38	1.2	280	150	-/+400	30	4
		4	30 <b>v</b>		2X1 μΓ 1X0.1 μF			160	75	,		(10A/µs)

Table 6 - Recommended input and output capacitance

MURATA PART NUMBER	DESCRIPTION	MURATA PART NUMBER	DESCRIPTION
GRM188R71C105KA12D	1uF 16V 0603 X7R	GRM31CR71H475KA12K	4.7uF 50V 1206 X7R
GRM319R71H104KA01D	0.1uF 50V 1206 X7R	GRM31CR61A476ME15L	47uF 10V 1206 X5R
GRM31CR60J107ME39L	100uF 6.3V 1206 X5R	GRM31CR61E226KE15L	22uF 25V 1206 X5R

**Table 7** - Capacitor manufacturer part numbers



## **Layout Guidelines**

To optimize maximum efficiency and low noise performance from a PI33XX-X0 design, layout considerations are necessary. Reducing trace resistance and minimizing high current loop returns along with proper component placement will contribute to optimized performance.

A typical buck converter circuit is shown in Figure 9. The potential areas of high parasitic inductance and resistance are the circuit return paths, shown as LR below.




Figure 9 - Typical Buck Converter

The path between the COUT and CIN capacitors is of particular importance since the AC currents are flowing through both of them when Q1 is turned on. Figure 10, schematically, shows the reduced trace length between input and output capacitors. The shorter path lessens the effects that copper trace parasitics can have on the PI33XX-X0 performance.




Figure 10 - Current flow: Q1 closed

When Q1 is on and Q2 is off, the majority of CIN's current is used to satisfy the output load and to recharge the COUT capacitors. When Q1 is off and Q2 is on, the load current is supplied by the inductor and the COUT capacitor as shown in Figure 11. During this period CIN is also being recharged by the VIN. Minimizing CIN loop inductance is important to reduce peak voltage excursions when Q1 turns off. Also, the difference in area between the CIN loop and COUT loop is vital to minimize switching and GND noise.





Figure 11 - Current flow: Q2 closed

The recommended component placement, shown in Figure 12, illustrates the tight path between CIN and COUT (and VIN and VOUT) for the high AC return current. This optimized layout is used on the PI33XX-X0 evaluation board.



**Figure 12 -** Recommended component placement and metal routing



# **Recommended PCB Footprint and Stencil**




Figure 13 - Recommended Receiving PCB footprint.


Figure 13 details the recommended receiving footprint for PI33XX-X0 10mm x 14mm package. All pads should have a final copper size of 0.55mm x 0.55mm, whether they are solder-mask defined or copper defined, on a 1mm x 1mm grid. All stencil openings are 0.45mm when using either a 5mil or 6mil stencil.



Rev 1.5

06/2013

# **Package Drawings**



#### Notes:

- (1) 'e' REPRESENTS THE BASIC TERMINAL PITCH.
  SPECIFIES THE TRUE GEOMETRIC POSITION OF THE TERMINAL AXIS.
- DIMENSION 'b' APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.00mm AND 0.25mm FROM TERMINAL TIP.
- 3 DIMENSION 'A' INCLUDES PACKAGE WARPAGE.
- EXPOSED METALLIZED PADS ARE CU PADS WITH SURFACE FINISH PROTECTION.
- 5. ALL DIMENSIONS ARE IN MILLIMETERS.



### Warranty

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

#### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

#### Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: RE 40,072.

Vicor Corporation 25 Frontage Road Andover, MA, USA 01810 USA Picor Corporation 51 Industrial Drive North Smithfield, RI 02896 USA

Customer Service: <a href="mailto:custserv@vicorpower.com">custserv@vicorpower.com</a>
Technical Support: <a href="mailto:apps@vicorpower.com">apps@vicorpower.com</a>

