

Title		
Size A4	Number	Revision
Date: 2012/6/26		Sheet of
File: E:\ \..\DAC.SchDoc		Drawn By:


U1
PA0/WKUP/US2_CTS/ADC123_IN0/T2_CH1_ETR/T5_CH1/T8_ETR
PA1/US2_RTS/ADC123_IN1/T5_CH2/T2_CH2
PA2/US2_TX/ADC123_IN2/T5_CH3/T2_CH3
PA3/US2_RX/ADC123_IN3/T5_CH4/T2_CH4
PA4/SPI1_NSS/USART2_CK/DAC_OUT1/ADC12_IN4
PA5/SPI1_SCK/DAC_OUT2 ADC12_IN5
PA6/SPI1_MISO/TIM8_BKIN/ADC12_IN6/TIM3_CH1/TIM1_BKIN
PA7/SPI1_MOSI/TIM8_CH1N/ADC12_IN7/TIM3_CH2/TIM1_CH1N
PA8/USART1_CK/TIM1_CH1/MCO
PA9/USATR1_TX/TIM1_CH2
PA10/USART1_RX/TIM1_CH3
PA11/USART1_CTS/USBDM/CAN_RX/TIM1_CH4
PA12/USART1_RTS/USBDP/CAN_TX/TIM1_ETR
PA13/JTMS-SWDIO
PA14/JTCK/SWCLK
PA15/JTDI/I2S3_WS/TIM2_CH1_ETR/PA15/SPI1_NSS
PB0/ADC12_IN8/TIM3_CH3/TIM8_CH2N/TIM1_CH2N
PB1/ADC12_IN9/TIM3_CH4/TIM8_CH3N/TIM1_CH3N
PB3/JTDO/SPI3_SCK/I2S3_CK/TRACESWO/TIM2_CH2/SPI1_SCK
PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO
PB5/I2C1_SMBA/SPI3_MOSI/I2S3_SD/TIM3_CH2/SPI1_MOSI
PB6/I2C1_SCL/TIM4_CH1
PB7/I2C1_SDA/FSMC_NADV/TIM4_CH2/USART1_RX
PB8/TIM4_CH3/SDIO_D4/I2C1_SCL/CAN_RX
PB9/TIM4_CH4/SDIO_D5/I2C1_SDA/CAN_TX
PB10/I2C2_SCL/USART3_TX/TIM2_CH3
PB11/I2C2_SDA/USART3_RX/TIM2_CH4
PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN
PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N
PB14/SPI2_MISO/TIM1_CH2N/USART3_RTS
PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N
OSC_IN
OSC_OUT
PB2/BOOT1
BOOT0
NC
VBAT
VREF-
VREF+
VDDA
VDD_1
VDD_2
VDD_3
VDD_4
VDD_5
STM32VET6
PC15-OSC32_OUT
PC14-OSC32_IN
PC13-TAMPER-RTC
PC12/UART5_TX/SDIO_CK/USART3_CK
PC11/UATR4_TX/SDIO_D3/USART3_RX
PC10/UART4_TX/SDIO_D2/USART3_TX
PC9/TIM8_CH4/SDIO_D1/TIM3_CH4
PC8/TIM8_CH3/SDIO_D0/TIM3_CH3
PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/TIM3_CH2
PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/TIM3_CH1
PC5/ADC12_IN15
PC4/ADC12_IN14
PC3/ADC123_IN13
PC2/ADC123_IN12
PC1/ADC123_IN11
PC0/ADC123_IN10
PD15/FSMC_D1/TIM4_CH4
PD14/FSMC_D0/TIM4_CH3
PD13/FSMC_A18/TIM4_CH2
PD12/FSMC_A17/TIM4_CH1/USART3_RTS
PD11/FSMC_A16/USART3_CTS
PD10/FSMC_D15/USART3_CK
PD9/FSMC_D14/USART3_RX
PD8/FSMC_D13/USART3_TX
PD7/FSMC_NE1/FSMC_NCE2/USART2_CK
PD6/FSMC_NWAIT/USART2_RX
PD5/FSMC_NWE/USART2_TX
PD4/FSMC_NOE/USART2_RTS
PD3/FSMC_CLK/USART2_CTS
PD2/TIM3_ETR/UART5_RX/SDIO_CMD
PD1/OSC_OUT/FSMC_D3/CAN_TX
PD0/OSC_IN/FSMC_D2/CAN_RX
PE15/FSMC_D12/TIM1_BKIN
PE14/FSMC_D11/TIM1_CH4
PE13/FSMC_D10/TIM1_CH3
PE12/FSMC_D9/TIM1_CH3N
PE11/FSMC_D8/TIM1_CH2
PE10/FSMC_D7/TIM1_CH2N
PE9/FSMC_D6/TIM1_CH1
PE8/FSMC_D5/TIM1_CH1N
PE7/FSMC_D4/TIM1_ETR
PE6/TRACED3/FSMC_A22
PE5/TRACED2/FSMC_A21
PE4/TRACED1/FSMC_A20
PE3/TRACED0/FSMC_A19
PE2/TRACECK/FSMC_A23
PE1/FSMC_NBL1
PE0/TIM4_ETR/FSMC_NBL0
NRST
VSSA
VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
BTN#
USB_M
US2_TX
US2_RX
DACOUT1
DACOUT2
PA9_TX
PA10_RX
USBDM
USBDP
SWDIO
SWCLK
FPGA_CTRL1
FSMC_NADV
LED_CTRL1
LED_CTRL2
UART3_TX
UART3_RX
FPGA_RST
SDCLK
SDDATA3
SDDATA2
SDDATA1
SDDATA0
FSMC_D1
FSMC_D0
FSMC_A18
FSMC_A17
PD11_RS
FSMC_D15
FSMC_D14
FSMC_D13
PD7_CS
PD5_WR
PD4_RD
FSMC_CLK
SDCMD
FSMC_D3
FSMC_D2
FSMC_D12
FSMC_D11
FSMC_D10
FSMC_D9
FSMC_D8
FSMC_D7
FSMC_D6
FSMC_D5
FSMC_D4
NRST
P2
Header 3
R2 10K
V3.3
C4
10uF
VDD3
10uF
C1 22p
C2 22p
GND
X1
OSC_OUT
OSC_IN
P3
Header 5
R5
R6
SWDIO
SWCLK
R41
1K
S801
system restory to init
P10
Header 6
R7
100K
C3
105
Title
STM32F103VET6 CPU Interface
Size
A4
Number
Revision
Date: 2012/6/26
Sheet of
File: E:\ \..\DsoCpu.SchDoc
Drawn By:





USB端口电路















Title: Power Manange		
Size: A4	Number:	Revision:
Date: 2012/6/26		Sheet of
File: E:\ \..\DsoPower.SchDoc		Drawn By:

DsoPower.SchDoc

DsoCpu.SchDoc

Spartan3.SchDoc

DAC.SchDoc

Title		
Size: A4	Number	Revision
Date: 2012/6/26		Sheet of
File: E:\ \..\MyDSOAll.SchDoc		Drawn By:











Master Serial Mode



凡是以IP开头的均只能做输入





Title		
Size A4	Number	Revision
Date: 2012/6/26		Sheet of
File: E:\ \..\Spartan3.SchDoc		Drawn By:

V1.0
PWR
LED1
LED2
P3
R42R43
R40
X1
C2
C3
C1
R7
20120621
T3.3
L1
C12
U4
U6
C11
U5
C4
C14
C15
C17
C18
C43
C47
C49
C35
C37
C39
TS1
TS2
D1 D2 D3 D4
R33
R32
R34
R26
TS0
SignalG
BU
C38
R30
Y1
GTXRXDA12G
V5